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In the design of digital signal processing systems, where single-precision
results are required, the power dissipation and area of parallel multipliers can
be significantly reduced by truncating the less significant columns and compen-
sating to produce an approximate rounded product. This dissertation presents
the design of truncated multiplications of signed inputs utilizing a new number
system, the negative fractional two’s complement number system which solves
an inherent problem of the conventional two’s complement number system.
This research also presents a new truncated multiplication method to reduce
the errors with only slightly more hardware. Error, area, delay and dynamic
power estimates are performed at the structural HDL level. The new method
is also applied to various conventional number systems.
For division, which is the slowest and most complex of the arithmetic
operations, a new truncated division method is described that yields the same
vi
errors as those of true rounding without additional execution time that is nor-
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Recently minimizing power consumption has become essential in the
design of digital signal processing systems due to the demand of mobile sys-
tems. In the design of many digital signal processing systems, the results from
the basic arithmetic operations like addition, substraction, multiplication and
division are maintained in a constant word length. In multiplication, which sig-
nificantly occupies the overall power consumption of these systems, two inputs
yield a product in doubled word length. Even though the desired word length
is in single word length, the full addition of the partial product is executed
before rounding to get accurate results since carries from the least significant
partial product bits influence the rounded product. For these systems, trun-
cated multiplication methods are introduced by [1–4] to save complexity and
power consumption. These techniques do not form the partial product bits in
the least significant columns, but they compensate for the not formed bits to
get close to the desired precision.
In the previous works, truncated multiplication was applied in the un-
signed number system and the two’s complement number system. Unfortu-
nately, the conventional fractional two’s complement number system has an
1
inherent problem in that −1 multiplied by −1 yields −1 instead of +1. This
problem also occurs in truncated multiplications. To solve this inherent prob-
lem, a new number system, the fractional negative two’s complement number
system has been introduced in [5]. This system is a mirror image of the con-
ventional two’s complement number system and contains +1 thus avoiding the
inherent problem in the conventional two’s complement number system.
In the design of many systems, it is desirable to reduce the execu-
tion time of division since it is the slowest of the basic arithmetic operations.
Among algorithms for division, digit-recurrence division is widely used. Digit-
recurrence division is performed by sequences of shifts and adds, generating
each quotient digit by an iteration consisting of a shift and an add. To get a
rounded quotient result, an extra iteration and addition for true rounding are
required resulting in an increased execution time.
To mitigate the increase of the execution time, a constant round value
is preset into the dividend in order to effect an increase in value of the fi-
nal quotient so that when the quotient result is truncated (without the extra
iteration and addition for true rounding) an approximately rounded result is
obtained [6]. Even though this method reduced the execution time, the divisor
needs to be normalized to get the approximately rounded result.
2
1.2 Research Direction
For multiplication, this research introduces signed truncated multiplica-
tion in a new number system, the negative two’s complement number system,
which avoids the extreme error inherent to two’s complement multiplication,
analyzes errors in truncated multiplication and, furthermore, proposes a new
truncated multiplication method which yields smaller errors than the previous
truncation methods. The new method is applied to not only the unsigned num-
ber system but also the conventional two’s complement number system and
the negative two’s complement number system. The new truncated multiplica-
tion is compared with the previous works for the unsigned number system, the
conventional two’s complement number system and the negative two’s com-
plement number system in terms of error, dynamic power consumption, area
and delay.
For division, this dissertation introduces truncated division in the float-
ing point number system, the conventional two’s complement number sys-
tem and the negative two’s complement number system. Furthermore, a new
method for truncated division is proposed. The new method with a small
hardware increase yields the same errors as those of true rounding without
the extra iteration and addition for true rounding as well as normalization
of the divisor and it is applied to the unsigned number system, the floating
point number system, the two’s complement number system and the negative
two’s complement number system. Errors of the previous methods and the
new method are compared via exhaustive simulation.
3
1.3 Dissertation Organization
The organization of this dissertation is as follows. In Chapter 2, the
background of truncated multiplication and truncated division is summarized
and the previous researches are introduced. In Chapter 3, a new number sys-
tem, the negative two’s complement number system, which solves the inherent
problem, is introduced and shown to be applicable to the fundamental arith-
metic operations and associated operations. This is followed by truncated
multiplication in the negative two’s complement number system and exami-
nation of errors in signed truncated multiplication in Chapter 4. In Chapter
5, a new truncated multiplication is proposed for the unsigned number sys-
tem, the conventional two’s complement number system and the negative two’s
complement number system. This new method and the previous methods are
compared by simulating in structural HDL design. In Chapter 6, truncated
division is extended to the floating point number system, the conventional
two’s complement number system and the negative two’s complement number
system. In Chapter 7, a new truncated division is introduced and compared
to true rounded division and the previous method. Chapter 8 summaries the




Accurate arithmetic costs full hardware usage and execution time. In
the design of many systems, the result of arithmetic operations with reason-
ably small error is acceptable. Therefore, cost can be reduced by taking a
result which has a reasonably small error instead of the maximally accurate
result. This chapter reviews previous research on multiplication with reduced
hardware and division with reduced execution time.
2.1 Truncated Multiplication
In digital signal processing systems, multiplication is often encountered
[7]. Parallel multipliers provide fast multiplication, but need a large number
of transistors, resulting in large power consumption and an expensive cost. To
mitigate these problems, various techniques have been used including trun-
cated multiplication [1–4]. These techniques also focus on reducing the errors
that result from truncation. Therefore, the errors are small enough for many
digital signal processing applications.
5
2.1.1 Multiplication with True Rounding
In multiplication, which significantly occupies the overall power con-
sumption of these systems, two n bit inputs yield a product in 2n bit word
length for unsigned numbers (or 2n-1 bit word length for two’s complement
numbers). Even though the desired word length is n bits, the full addition of
the partial product is executed before rounding to get accurate results since
carries from the least significant partial product bits influence to the rounded











Figure 2.1: Rounded multiplication.
2.1.2 Truncated Multiplication with Correction
Figure 2.2 shows truncated multiplication with correction. To save
complexity and reduce the power consumption of the multiplier, the partial
product bits in the less significant columns are truncated. This process re-
6
sults in a large error since carries from the truncated partial product bits are
not counted. This large error due to the truncated partial product bits is
compensated by the error estimate to get the desired precision. Methods to
compensate the error estimate have been introduced by [1–4]. The constant
correction method [1–3] adds a constant to the remaining columns that is equal
to the average value of the unformed bits. In the variable correction method
[4], the partial product bits in the most significant column, which are elimi-
nated in the constant correction method, are added in the rightmost column.
These values are equivalent to multiplying them by 2. The variable correction
method yields lower errors than the constant correction methods, but it has














Figure 2.2: Truncated multiplication with correction.
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2.1.2.1 Constant Correction Method
The multiplication of two n bit unsigned fractional numbers A and B














In Figure 2.3, the partial product bits in the n+k most significant
columns are used for the product for truncated multiplication [9]. The average
error by truncating the partial product bits in the n-k least significant columns
and rounding the final result to n bits is estimated and compensated. Each bit
of A and B is equally likely to be 0 or 1 if the operands are randomly chosen.
Thus the each partial product has an average value of 0.25. For the product
bits to be rounded, the average value of them is 0.5 since each is equally likely
to be 0 or 1. By summing the average values of the truncated partial product






(q + 1)2−2n+q − 2−n−1(1− 2−k) [2]


















Figure 2.3: Truncated multiplication with constant correction method.
2.1.2.2 Variable Correction Method
In the truncated multiplication with constant correction, the maximum
error occurs if the truncated partial product bits are all 0s or all 1s. When the
truncated partial product bits are all 0s, the error associated with the final
product is the correction constant. When the truncated partial product bits
are all 1s, the correction constant is not big enough to compensate for the
error due to the truncation.
In truncated multiplication with variable correction [4], the partial
product bits in the n-k-1 column are added to the n-k column to compen-
sate the truncated partial product bits in the n-k least significant columns in
Figure 2.4. When the partial product bits in the n-k-1 column are all 0s, a
correction value is 0. If the number of 1s in the n-k-1 equals the number of
0s, a correction value equals the correction constant in the constant correction
9
method. When the partial product bits in the n-k-1 column are all 1s, some
maximum value compensates the final product. For an error by rounding the
















Figure 2.4: Truncated multiplication with variable correction method.
Both the constant correction method and the variable method signif-
icantly reduce the complexity of rounded multipliers with reasonably small
errors. The constant correction method has slightly less hardware than the
variable correction method. The variable correction method achieves smaller
errors than the constant correction method [8].
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2.2 Truncated Division
Of the basic arithmetic operations, division is the most complex and
due to its inherently serial nature it is the hardest to speed up [10]. Among
algorithms for division, digit-recurrence division is widely used [11]. In digit-
recurrence division, one digit of the quotient is generated by each iteration of
shifting and addition [12]. Digit-recurrence division is performed by sequences
of shifts and adds. When the iterations are performed in series, the execution
time is proportional to the number of digits of the quotient. For a rounded
result, an additional iteration of shift and add is required. Furthermore carry
propagate addition is also required for true rounding. To mitigate the increase
of the execution time, a constant round value may be preset into the dividend
in order to effect an increase in value of the final quotient so that when the
quotient result is truncated (without the extra iteration and addition for true
rounding) an approximately rounded result is obtained [6].
2.2.1 Division with True Rounding
Non-restoring division is faster than restoring division since it does not
need to restore the partial remainder which is temporarily incorrect for some
iterations during restoring division. In unsigned non-restoring division, digits
of the quotient, Q, are selected as follows [13].
Pk+1 = r · Pk − qn−k−1 ·D for k = 0, 1, ..., n− 1
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where Pk is the partial remainder after selecting the kth quotient digit, D is
the divisor, P0 = N < D, and r is the radix. When radix is 2, the quotient
digits can be -1 or +1 and the digit for the kth iteration is selected by
If Pk ≥ 0, qn−k−1= + 1 and Pk+1=2Pk −D
If Pk < 0, qn−k−1=− 1 and Pk+1=2Pk + D
After n iterations of shifts and adds, the n quotient bits are produced.
In the correction step, the quotient is decreased by 1 to get a positive remainder
when the remainder after n iterations is negative. For a rounded quotient, an
additional iteration of shift and add is required to get a round bit. For true
rounding, the round bit is added, resulting in carry propagate addition. This









n bit rounded quotient










Figure 2.5: Additional procedure in division with true rounding.
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2.2.2 Truncated Division with Constant Correction
In rounded division, the additional iteration and carry propagate ad-
dition steps require increasing the execution time. To avoid the increase in
execution time, a constant round value, 1/3 ulp, is preset into the dividend in
order to effect approximate rounding of the quotient [6]. After the quotient
is calculated, it is truncated without the extra iteration and addition that are
normally required for true rounding. When the divisor is normalized before
division, the range of divisor is [1/2, 1) and the quotient value for the constant
round value is in the range of (1/3, 2/3]. This quotient value for this case
has errors bounded between -2/3 ulp and 2/3 ulp. Since 1/3 is represented
by 010101... in binary, 0 and 1 are alternately preset into the dividend each
iteration in Figure 2.6. Note that each bit of 1/3 ulp is added to the partial
remainder before being divided by the divisor during each iteration. As the
length of data is shorter, the constant round value is less than 1/3 yielding a














+            0.0101.. / divisorAfter n iterations
Figure 2.6: Division with the constant round value.
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In unsigned binary non-restoring division, digits of the quotient, Q, are
selected as follows [13].
Pk+1 = 2Pk − qn−k−1 ·D if k is even for k = 0, 1, ..., n− 1
Pk+1 = 2Pk + 2
−n − qn−k−1 ·D if k is odd for k = 0, 1, ..., n− 1
where Pk is the partial remainder after selecting the kth quotient digit and
P0 = N < D. Note that 0 and 1 are alternatively added to the LSB of
the shifted dividend each iteration. Since the LSB of the shifted dividend
is always 0 before presetting the constant constant value, it never requires a
carry propagate addition. The quotient digits can be −1 or +1 and the digit
for the kth iteration is selected by
If Pk ≥ 0, qn−k−1= + 1 and Pk+1=2Pk −D
If Pk < 0, qn−k−1=− 1 and Pk+1=2Pk + D
After n iterations of shifts and adds, the n quotient bits, which are approx-




The Negative Two’s Complement Number
System
This chapter provides an overview of a new number system, the frac-
tional negative two’s complement number system proposed in [5]. This number
system is applicable to the fundamental arithmetic operations and it solves an
inherent problem in the conventional two’s complement number system.
3.1 Overview
Although floating point arithmetic is becoming widely used in DSP
chips, many high performance systems use fixed point arithmetic [14]. In
many applications, the fractional two’s complement fixed point number sys-
tem is commonly used [13], but the conventional fractional two’s complement
number system has an inherent problem in that −1 multiplied by −1 yields
−1 instead of +1 since the number system is not capable of representing +1.
To eliminate this problem, a new number system, the fractional negative two’s
complement number system has been introduced in [5]. Since this number sys-
tem is a mirror image of the conventional two’s complement number system,
it avoids the problem inherent in the conventional two’s complement number
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system by including +1.
3.2 Definition
The formula for numbers in the new number system is identical to
that of the conventional fractional two’s complement number system except
that the signs of all weights are reversed. An n bit fractional negative two’s
complement number, A, has a sign bit, an−1, and n-1 fractional bits, an−2,
an−3, ..., a0.





Table 3.1 shows that the fractional negative two’s complement num-
ber system is a mirror image of the fractional conventional two’s complement
number system.
3.3 Arithmetic Operations
Since the formula of fractional negative two’s complement numbers is
identical to that of fractional conventional two’s complement numbers except
for the reversed signs of all weights, the arithmetic operations of addition,
subtraction and complementation are the same for both fractional negative
two’s complement numbers and conventional two’s complement numbers.
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Table 3.1: 4 bit fractional negative two’s complement and conventional two’s
complement numbers




















3.3.1 Addition and Subtraction
For fractional negative two’s complement numbers, addition of two
operands with a carry input yields the sum as for unsigned binary numbers
without regard for the sign of the operands [15]. For subtraction of fractional
negative two’s complement numbers, the subtrahend is complemented by in-
verting all bits of it and adding 1 at the LSB before it is added to the minuend
as with the conventional two’s complement number system. Figure 3.1 shows
examples of addition and subtraction for the negative two’s complement num-
ber system.
+1/2        1. 1 0 0
+3/8        1. 1 0 1
=   +7/8        1. 0 0 1
-1/4        0. 0 1 0
+3/8        1. 1 0 1
=   +1/8        1. 1 1 1
+1/2        1. 1 0 0
-7/8        0. 1 1 1
=   -3/8        0. 0 1 1
-1/4        0. 0 1 0
-1/2        0. 1 0 0
=   -3/4        0. 1 1 0
Figure 3.1: Examples of addition and subtraction for the negative two’s com-
plement number system.
3.3.2 Overflow
As for the conventional two’s complement number system [15], detec-
tion of overflow can be performed by the exclusive-OR of the carry into the
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sign bit and the carry out from the sign bit [16]. Figure 3.2 shows examples of
overflow for the negative two’s complement number system. In the left case,
the carry in is 0 and the carry out is 1. In the right case, the carry in is 1 and
the carry out is 0.
+1/2        1. 1 0 0
+7/8        1. 0 0 1
=   -5/8        0. 1 0 1
-1/2        0. 1 0 0
-3/4        0. 1 1 0
=   +3/4        1. 0 1 0
Figure 3.2: Examples of overflow for the negative two’s complement number
system.
If the word size of the result above is increased by 1 bit, overflow can
be accommodated. The extended bit has a weight of 2 and the next significant
bit has a weight of −1 instead of +1. Note that it results in growth of the
result range. Figure 3.3 shows accommodation of overflow in Figure 3.2.
+1/2        1. 1 0 0
+7/8        1. 0 0 1
=   +13/8     1 0. 1 0 1
-1/2        0. 1 0 0
-3/4        0. 1 1 0
=   -11/4     0 1. 0 1 0




For multiplication of two operands, two types of multipliers are widely
used: Booth/modified Booth multipliers and parallel multipliers. Differently
from addition and subtraction, implementation of multipliers for negative two’s
complement numbers has some difference from that for conventional two’s
complement numbers.
3.3.3.1 Booth Multiplier
Both Booth [17] and modified Booth multipliers [18] are performed
with sequences of additions, subtractions and shifts. Since the operations
in the sequence are the same for the conventional two’s complement number
system and the negative two’s complement number system, the resulting mul-
tipliers for both number system are similar. The only difference in negative
two’s complement Booth multipliers is shown in Table 3.2, in which addition
and subtraction conditions are reversed from those of conventional multipliers.
Note that P is the partial product which is produced by adding the multiplier
B, subtracting it or bypassing it on each cycle.
3.3.3.2 Parallel Multiplier
In fractional negative two’s complement parallel multipliers, all the par-
tial product bits are inverted and correction bits are added that are different
from those of the modified Baugh and Wooley method used for two’s comple-
ment numbers [10]. The multiplication of two n bit data for fractional negative
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Table 3.2: Booth multiplier operations for negative two’s compelement num-
bers.
Multiplier bits Operation
0 0 P = P
0 1 P = P − B
1 0 P = P + B
1 1 p = p
two’s complement numbers A and B yields a 2n-1 bit product, P.















Figure 3.4 shows the bit product matrix for multiplication in the frac-
tional negative two’s complement number system. The bit product axby indi-
cates ax AND by, the bit product axby represents ax NAND by, and 1 means a
logic ONE. The addition of n 1s at the least significant portion in the last row
does not significantly impact the delay or the complexity of the multiplier.
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1 2 1 0
1 2 1 0
1 0 2 0 1 0 0 0
1 1 2 1 1 1 0 1
1 2 2 2 1 2 0 2
1 1 2 1 1 1 0 1
2 2 2 3 2 4 1 2 1 0





n n n n n n
n n n n n n
n n n n n
a a a a
b b b b
a b a b a b a b
a b a b a b a b
a b a b a b a b
a b a b a b a b





− − − − − −
− − − − − −
− − − −
×
Figure 3.4: The bit product matrix for multiplication in the fractional negative
two’s complement number system.
3.3.4 Division
For division of two operands, two types of dividers are widely used: digit
recurrence dividers [11] and fast dividers (e.g., Newton-Raphson dividers [19]
and Goldschmidt dividers [20]). The former dividers are performed by se-
quences of shifts and adds with comparisons. When the quotient bits are in
signed digit format, they needs to be converted into normal binary format. The
latter dividers involve add and multiply operations. For dividers of negative
two’s complement numbers, comparison and conversion of the signed digit quo-
tients into fractional negative two’s complement numbers are described since
all operations except them have been already described.
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3.3.4.1 Comparison
To compare negative two’s complement numbers, the sign bit is con-
verted before the numbers are compared. Then the numbers will be in inverse
lexicographic order, meaning that the smallest is all 1s and the largest is all
0s. Therefore, after normal comparison of the numbers with the inverse sign
bit, the result is inverted.
3.3.4.2 Conversion from Signed Digit to Negative Two’s Comple-
ment
For conventional two’s complement numbers, signed digit numbers can
be converted into two’s complement numbers by separating the signed digit
number into a number denoted by P with 0 and positive digits, and a number
denoted by N with 0 and negative digits. Then calculation of P-N yields the
conversion [10]. The MSB of the result is sign extended.
For negative two’s complement numbers, the same process is applied
except that N-P is calculated at the end of the process instead of P-N. Fig-
ure 3.5 shows examples of conversion from a radix 2 signed digit number to
negative two’s complement number.
3.3.4.3 Conversion between Negative Two’Complement and Con-
ventional Two’s Complement Numbers
Since the two systems are mirror images of each other, conversion from
one to the other is performed by inverting all bits and adding 1 to the LSB,
which is same process for the complementation of the number. Since +1 in
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SD =          .1 0 1 0 1 1 0 1 1 0       =   426/1024
P =          .1 0 0 0 1 1 0 0 0 0
- P =          .0 1 1 1 0 1 0 0 0 0
N =          .0 0 1 0 0 0 0 1 1 0
N - P =        1.1 0 0 1 0 1 0 1 1 0       =   426/1024
SD =          .1 0 1 0 1 1 0 1 1 0       =  -426/1024
P =          .0 0 1 0 0 0 0 1 1 0
- P =          .1 1 0 1 1 1 1 0 1 0
N =          .1 0 0 0 1 1 0 0 0 0
N - P =        0.0 1 1 0 1 0 1 0 1 0       =  -426/1024
Figure 3.5: Examples of conversion from signed digit number to negative two’s
complement number.
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the negative two’s complement number system and −1 in the conventional
two’s complement number system have no corresponding number to the other
system, an attempt to convert either of them yields an incorrect result.
3.4 Summary
In this chapter, the fractional negative two’s complement number sys-
tem, which was proposed in [5], was reviewed. This number system solves
the inherent problem of the conventional two’s complement number system in
that −1 multiplied by −1 yields −1 instead of +1. This number system is also
applicable to the fundamental arithmetic operations of addition, subtraction,
multiplication and division as well as the associated operations of complemen-





In the unsigned number system, truncated multiplication with the con-
stant correction method has been shown in [1–3] and truncated multiplication
with the variable correction method has been shown in [4]. This chapter an-
alyzes problems of signed truncated multiplications in the conventional two’s
complement number system. Another extreme error in the constant correction
method has been found by software simulation. Then truncated multiplica-
tion of signed inputs in a new number system, the negative fractional two’s
complement number system [5], is proposed for both the constant correction
method and the variable correction method. Finally, errors of truncated mul-
tiplication with the constant correction method and the variable correction
method for unsigned numbers, conventional two’s complement numbers and
negative two’s complement numbers are compared by a software simulation
with all possible inputs.
4.1 Overview
In digital signal processing systems, multiplication is often encountered
[7]. Parallel multipliers [21–26] provide fast multiplication, but need a large
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number of transistors, resulting in large power consumption and an expensive
cost. To mitigate these problems, various techniques have been used including
truncated multiplication [1–4]. These techniques also focus on reducing the
errors that result from truncation. Therefore, the errors are small enough for
many digital signal processing applications.
Although floating point arithmetic is widely used in DSP chips, high
performance systems almost always use fixed point arithmetic [14]. In fixed
point arithmetic, the unsigned number system with separated sign and the
two’s complement number system are usually chosen. In many applications,
the fractional two’s complement fixed point number system is commonly used
[13], but the conventional fractional two’s complement number system has an
inherent problem in that −1 multiplied by −1 yields −1 instead of +1. Fig-
ure 4.1 shows an example of the inherent problem in the conventional fractional
two’s complement number system.
    1                     1  0  0  0  0  0
  1          
−
× −            1  0  0  0  0  0
                              1  0  0  0  0  0
                          1  0  0  0  0  0
                      1  0  0  0  0  0 
                  1  0  0  0  0  0  
              1  0  0  0  0  0
          1  1  1  1  1  1
                          1
          1  0  0  0  0  0  0  0  0  0  0    = −1
Figure 4.1: 6-bit conventional two’s complement multiplication with two −1
inputs [10, 27].
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To solve this problem, a new number system, the negative two’s com-
plement number system [5] has been introduced. As reviewed in the previous
chapter, the new system can express values for 1 ≥ V > −1. The product of
any two numbers is also in the range 1 ≥ P > −1. The formula for numbers in
the new number system is identical to that of the conventional fractional two’s
complement number system except that the signs of all weights are reversed.
4.2 Truncated Multiplications for Unsigned Fractions
In the truncated multiplication of two n bit unsigned fractional num-
bers, n least significant bits are truncated from the 2n bit product to maintain
constant word size, n. To compensate for errors from truncation, the constant
correction method [1–3] and the variable correction method [4] have been in-
troduced. These methods utilize the n+k most significant columns from the
partial product bits and provide an approximation for the other columns. For
the unsigned fractional number system, both correction methods yield rela-
tively small errors.
4.3 Truncated Multiplications for Two’s Complement
Fractions
For the truncated multiplication of two n bit two’s complement frac-
tional numbers, a constant word size, n, is preserved from 2n-1 bit product by
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truncating the n-1 least significant bits. In both the constant and variable cor-
rection methods, the n+k+1 most significant columns of the partial product
bits are manipulated and an approximation for the other columns is computed
and added to compensate for the data that are truncated.
4.3.1 Inherent Errors
For the conventional two’s complement number system, both of the
correction methods suffer from an inherent error problem for a special case,
in which multiplication of −1 and −1 yields −1 or slightly greater than −1,
as in full multiplication. Although a correction constant is added to the par-
tial product bits before truncation in the constant correction method, it is
not enough to get the desired result, +1. Therefore, the truncated result is
always −1 or a little bigger than −1. Similarly, for the variable correction
method, because of no correction carry for the multiplication of −1 and −1,
the truncated result is always −1. Figure 4.2 and Figure 4.3 show the ex-
treme error examples of the constant and the variable correction method for
the conventional two’s complement system.
4.3.2 Extreme Errors in the Constant Correction Method
The constant correction truncation method for the conventional two’s
complement number system has another extreme error. When −1 is multiplied
by the smallest negative value above −1, the correct result is the biggest pos-
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    1                             1  0  0  0  0  0  0  0
  1                             1  0  0  0  0  0  0  0
                                      1  0       
                                  1  0
−
×−
  0  
                              1  0  0  0  
                          1  0  0  0  0 
                      1  0  0  0  0  0  
                  1  0  0  0  0  0  0 
              1  0  0  0  0  0  0  
REDUCTION
0           
          1  1  1  1  1  1  1  1           
                                  1               
          1  0  0  0  0  0  0  0  0                       




          1             
          1  0  0  0  0  0  0  1  0            
          1  0  0  0  0  0  0  1                                 = −
Figure 4.2: Extreme error of constant correction truncation for the conven-
tional two’s complement system with k=1.
    1                             1  0  0  0  0  0  0  0
  1                             1  0  0  0  0  0  0  0
                                      1  0  0    
                                  1  0
−
×−
  0  0
                              1  0  0  0  0
                          1  0  0  0  0  0
                      1  0  0  0  0  0  0
                  1  0  0  0  0  0  0  0
              1  0  0  0  0 
REDUCTION
 0  0  0           
          1  1  1  1  1  1  1  1           
                                  1               
          1  0  0  0  0  0  0  0  0                       
                     CORRECTION
TRUNCATE
                                
          1  0  0  0  0  0  0  0  0            
          1  0  0  0  0  0  0  0                              1   = −
Figure 4.3: Extreme error of variable correction truncation for the conventional
two’s complement system with k=1.
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itive value. The result after truncation with the constant correction method
can be −1 if the correction constant is big enough to cause carry propagation.
Note that all the truncated bit products are 0s in this case. Figure 4.4 shows
this error situation. If the size of k is big enough, this error doesn’t happen
since the correction constant is too small to cause carry propagation.
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                              1  0  0  0  0  0  0  1
  1                             1  0  0  0  0  0  0  0
                                      1  0       
                                  1 
−
×−
 0  0  
                              1  0  0  0  
                          1  0  0  0  0 
                      1  0  0  0  0  0  
                  1  0  0  0  0  0  0 
              1  0  0  0  0  0  0
REDUCTION
  0           
          1  1  1  1  1  1  1  0           
                                  1               
          0  1  1  1  1  1  1  1  0                       
                          CORRECTION
TRUNCATE
            1             
          1  0  0  0  0  0  0  0  0            
          1  0  0  0  0  0  0  0                              1  = −
Figure 4.4: Another extreme error of constant correction truncation for the
conventional two’s complement system with k=1.
4.4 Truncated Multiplications for Negative Two’s Com-
plement Fractions
For the negative two’s complement number system, which solves the in-
herent problem above, the constant correction method [1–3] and the variable
correction method [4] are modified since the bit product matrix of the multi-
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plication of the negative two’s complement numbers is different from that of
conventional two’s complement numbers.
4.4.1 The Constant Correction Method
Figure 4.5 shows the bit product matrix for the constant correction
method for the negative two’s complement number system. Note that logical
ONEs and a correction constant, cn+k−1, cn+k−2, ... , c0, can be summed.
1 0 2 0 0 1 0
1 1 2 1 1 1 2 1
1 1 0 1
0
1 2 2 2 1 2 0 2
1 1 2 1 1 1 0 1
1 2 3 1 1 1 0
2 2 2 3 2 4 1 2
1 1 1 1
n n n k n k
n n n k n k
n k n k
n k
n n n n n n
n n n n n n
n k n k n k k k k
n n n n n n n k n
a b a b a b a b
a b a b a b a b
a b a b
a b
a b a b a b a b
a b a b a b a b
c c c c c c c c
p p p p p p p p
− − − − −
− − − − − −
− − − −
−
− − − − − −
− − − − − −
+ − + − + − + −
− − − − − − − 1k−
Figure 4.5: The bit product matrix in the constant correction method for the
negative two’s complement number system.
To get the correction constant, which is used to compensate for the
truncation error, errors are examined.
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4.4.1.1 Extreme Errors in the Constant Correction Method
Although the multiplication of the negative two’s complement numbers
has no inherent error, truncation with constant correction has some limitations.
The negative two’s complement number system can have an extreme error
when both of the inputs are one. If the absolute value of correction constant
is smaller than the absolute value of the partial product bits not formed, the
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truncated result is a little bigger than −1 instead of equal to +1 since the bit
product matrix has not enough carries to produce the desired final product
bits, in which the MSB is 1 and all the others are 0s. Full multiplication of
two 8-bit negative two’s complement numbers with inputs of 1s in Figure 4.6
shows the result of 1, but its truncated multiplication with small size of k in
Figure 4.7 shows the extreme error.
     1                               1  0  0  0  0  0  0  0
  1                               1  0  0  0  0  0  0  0
                                      0  1  1  1  1  1  1  1
                        
×
          0  1  1  1  1  1  1  1
                              0  1  1  1  1  1  1  1
                          0  1  1  1  1  1  1  1
                      0  1  1  1  1  1  1  1 
                  0  1  1  1  1  1  1  1 
              0  1  1  1  1  1  1  1  
          0  0  0  0  0  0  0  0 
                                      1  1  1  1  1  1  1  1
          1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1 =
Figure 4.6: Multiplication of two 8-bit negative two’s complement numbers
with full precision.
The extreme error above does not always happen. If the value of k
is big enough, the error doesn’t occur. The equation below insures that no
extreme error will occur in constant correction truncation for the negative
two’s complement number system. Table 7.1 generated with this equation
shows the minimum sizes of k for each input size, n, to avoid the extreme
error.
|correction constant| ≥ (n− k − 1)2−n−k+1
34
     1                               1  0  0  0  0  0  0  0
  1                               1  0  0  0  0  0  0  0
                                      0  1
                                  0  1  1 
×
 
                              0  1  1  1  
                          0  1  1  1  1
                      0  1  1  1  1  1    
                  0  1  1  1  1  1  1 
              0  1  1  1  1  1  1  1
  
REDUCTION
        0  0  0  0  0  0  0  0             
                                      1  1        
          0  1  1  1  1  1  0  1  0                         




   1           
          0  1  1  1  1  1  1  1  1             
          0  1  1  1  1  1  1  1                                
          
= −
Figure 4.7: Multiplication of two 8-bit negative two’s complement numbers
with the constant correction method with k=1.
Table 4.1: Minimum size of k for each input size without an extreme error
Minimum k Input size (n)
for no extreme error
1 2 - 6
2 7 - 11
3 12 - 20
4 21 - 37
5 38 - 71
6 72 - 136
7 137 - 265
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4.4.2 The Variable Correction Method
In the variable correction method for multiplication in the negative
two’s complement number system, there is no extreme error, like that which
can occur with the constant correction method. In this method, the partial
product bits of the n-k-2 column including the logical ONE, which compensates
for the logical ONEs of the columns not formed, are carried into the n-k-1
column in Figure 4.8 (a). This logical ONE carried into the n-k-1 column
results in just a single logical ONE in the n column after the sum of logical
ONEs at the bottom of partial product bits in Figure 4.8 (b). Logical ONEs on
the top of partial product bits represents a rounding constant to compensate
for the rounding error [9]. The value of the rounding constant in the negative
two’s complement number system is
Cround = −2−n(1− 2−k+1)
When one of inputs is 0 or 1, which has all zeros except the MSB,
the partial product bits of the n-1 least significant columns are all 1s since a
NAND with one of inputs as zero always outputs one. In this case, the sum of
partial product bits not formed and partial product bits of the n-k-2 column
is the exactly twice the value of the partial product bits of the n-k-2 column
except logical ONE. The value of logical ONE carried from the n-k-2 column
is canceled after truncation. It means that the carries from the partial product
bits in the n-k-2 column to the n-k-1 column, help to yield exactly the same
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1 0 2 0 3 0 0 1 0 2 0
1 1 2 1 1 1 2 1 3 1
0 2
1 1 0 1
0
.......... ... ....................... ...... .. ............... ................ 1 ............ 1 ..0.. 1
n n n n k n k n k
n n n k n k n k
n k
n k n k
n
a b a b a b a b a b a b
a b a b a b a b a b
a b
a b a b
a b
− − − − − − − −
− − − − − − − −
− −
− − − −
−
1 2 2 2 1 2 0 2
1 1 2 1 1 1 0 1
2 2 2 3 2 4 1 2 3 1
1 1 1 1 1 1
k
n n n n n n
n n n n n n
n n n n n n n n k n k
a b a b a b a b
a b a b a b a b
p p p p p p p p p
− − − − − −
− − − − − −
− − − − − − − − −
(a)
1 0 2 0 3 0 0 1 0 2 0
1 1 2 1 1 1 2 1 3 1
0 2
1 1 0 1
0
1 2 2 2 1 2 0 2
1 1 2 1 1 1 0 1
2 2 2 3 2 4 1 2 3
1 1 1
1 n n n n k n k n k
n n n k n k n k
n k
n k n k
n k
n n n n n n
n n n n n n
n n n n n n n n k
a b a b a b a b a b a b
a b a b a b a b a b
a b
a b a b
a b
a b a b a b a b
a b a b a b a b
p p p p p p p p p
− − − − − − − −
− − − − − − − −
− −
− − − −
−
− − − − − −
− − − − − −
− − − − − − − 1n k− −
(b)
Figure 4.8: (a) The bit product matrix in the variable correction method for
the negative two’s complement number system, (b) The modified bit product
matrix in the variable correction method for the negative two’s complement
number system.
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value as the correct result, avoiding the extreme error, which occurs with the
constant correction method. Figure 4.9 represents this procedure.
     1                               1  0  0  0  0  0  0  0
  1                               1  0  0  0  0  0  0  0
                                  1  0  1  1
                                  0  1  
×
1  1
                              0  1  1  1  1
                          0  1  1  1  1  1
                      0  1  1  1  1  1  1 
                  0  1  1  1  1  1  1  1
              0  1  1  1  1  
REDUCTION
CO
1  1  1
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Figure 4.9: Example of the multiplication of two 8-bit negative two’s comple-
ment numbers with the variable correction method with k=1.
4.5 Error Comparison
Table 7.2 shows the error comparison [28] of the constant correction
truncation method and the variable correction truncation method for 7 x 7
unsigned numbers, 8 x 8 conventional two’s complement numbers and 8 x 8
negative two’s complement numbers for all possible input values. Note that
the n-1 x n-1 unsigned, the n x n conventional two’s complement and the
negative two’s complement number systems have the same number (n-k-1) of
reduction columns. The correction methods were simulated with all possible
inputs in MATLAB [29, 30] and C [31, 32]. The variance in the constant cor-
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rection method for 8 x 8 conventional two’s complement numbers is apparently
higher than others because of three extreme errors, 1 inherent error and 2 carry
propagation errors.
Table 4.2: Error comparison of constant correction truncation and variable
correction truncation for 7 x 7 unsigned numbers, 8 x 8 conventional two’s
complement numbers and negative two’s complement numbers
k Number System Max. positive error Max. negative error Mean variance
CC VC CC VC CC VC CC VC
1 Unsigned 1.000 0.695 -2.008 -0.945 0.125 -0.125 0.231 0.102
Positive 2’s 1.000 0.695 -255 -256 0.113 -0.129 3.210 1.101
Negative 2’s 1.000 0.695 -255 -0.945 0.121 -0.125 1.224 0.102
2 Unsigned 0.750 0.555 -1.008 -0.680 0.119 -0.064 0.109 0.086
Positive 2’s 0.750 0.555 -256 -256 0.115 -0.068 1.110 1.086
Negative 2’s 0.750 0.555 -1.008 -0.680 0.119 -0.064 0.109 0.086
3 Unsigned 0.500 0.508 -0.758 -0.570 -0.031 -0.035 0.088 0.083
Positive 2’s 0.500 0.508 -256 -256 -0.035 -0.039 1.087 1.083
Negative 2’s 0.500 0.508 -0.758 -0.570 -0.031 -0.035 0.088 0.083
4 Unsigned 0.500 0.492 -0.570 -0.523 0.002 -0.021 0.084 0.083
Positive 2’s 0.500 0.492 -256 -256 -0.002 -0.025 1.084 1.083
Negative 2’s 0.500 0.492 -0.570 -0.523 0.002 -0.021 0.084 0.083
5 Unsigned 0.500 0.492 -0.508 -0.508 0.012 -0.016 0.083 0.083
Positive 2’s 0.500 0.492 -256 -256 0.008 -0.018 1.083 1.083
Negative 2’s 0.500 0.492 -0.508 -0.508 0.012 -0.016 0.083 0.083
6 Unsigned 0.500 0.492 -0.492 -0.500 0.014 -0.014 0.083 0.083
Positive 2’s 0.500 0.492 -256 -256 0.010 -0.018 1.083 1.083
Negative 2’s 0.500 0.492 -0.492 -0.500 0.014 -0.014 0.083 0.083
If k is big enough for no extreme error in the multiplication of negative
two’s complement numbers, the n by n negative two’s complement multipli-
cation and the n-1 by n-1 unsigned multiplication have the same mean and
maximum errors and similar variations in constant correction truncation since
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the n by n negative two’s complement multiplication except MSBs of two in-
puts and the n-1 by n-1 unsigned multiplication have the same error patterns
and MSBs of two inputs of the n by n negative two’s complement multiplica-
tion have 4 cases (00, 01, 10 and 11) with the same error patterns. This is
more likely applied to variable correction truncation since it doesn’t have any
extreme error. This can be also applied to n by n conventional two’s comple-
ment multiplication if it does not have extreme errors.
To compare the errors of the constant correction method and the vari-
able correction method for 7 x 7 unsigned numbers, 8 x 8 conventional two’s
complement numbers and 8 x 8 negative two’s complement numbers except
extreme errors, software checking can be used to trap out input patterns which
will produce extreme errors. In the conventional two’s complement number
system, the inherent extreme error always occurs for both the constant cor-
rection method and the variable correction method when the inputs are −1.
Other extreme errors are from −1 multiplied by the smallest negative value
above −1 for the constant correction method. In the negative two’s comple-
ment number system, only the constant correction method has the extreme
error when the inputs are 1s and k is not big enough. The error comparison of
the various methods with the extreme cases omitted is shown in Table 4.3. In
both the constant correction method and the variable correction method, the
same maximum positive and negative errors and similar means and variances
result for all three of the number systems.
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Table 4.3: Error comparison of constant correction truncation and variable
correction truncation for 7 x 7 unsigned numbers, 8 x 8 conventional two’s
complement numbers and negative two’s complement numbers, omitting ex-
treme errors
k Number System Max. positive error Max. negative error Mean variance
CC VC CC VC CC VC CC VC
1 Unsigned 1.000 0.695 -2.008 -0.945 0.125 -0.125 0.231 0.102
Positive 2’s 1.000 0.695 -2.008 -0.945 0.125 -0.125 0.231 0.102
Negative 2’s 1.000 0.695 -2.008 -0.945 0.125 -0.125 0.231 0.102
2 Unsigned 0.750 0.555 -1.008 -0.680 0.119 -0.064 0.109 0.086
Positive 2’s 0.750 0.555 -1.008 -0.680 0.119 -0.064 0.109 0.086
Negative 2’s 0.750 0.555 -1.008 -0.680 0.119 -0.064 0.109 0.086
3 Unsigned 0.500 0.508 -0.758 -0.570 -0.031 -0.035 0.088 0.083
Positive 2’s 0.500 0.508 -0.758 -0.570 -0.031 -0.035 0.088 0.083
Negative 2’s 0.500 0.508 -0.758 -0.570 -0.031 -0.035 0.088 0.083
4 Unsigned 0.500 0.492 -0.570 -0.523 0.002 -0.021 0.084 0.083
Positive 2’s 0.500 0.492 -0.570 -0.523 0.002 -0.021 0.084 0.083
Negative 2’s 0.500 0.492 -0.570 -0.523 0.002 -0.021 0.084 0.083
5 Unsigned 0.500 0.492 -0.508 -0.508 0.012 -0.016 0.083 0.083
Positive 2’s 0.500 0.492 -0.508 -0.508 0.012 -0.016 0.083 0.083
Negative 2’s 0.500 0.492 -0.508 -0.508 0.012 -0.016 0.083 0.083
6 Unsigned 0.500 0.492 -0.492 -0.500 0.014 -0.014 0.083 0.083
Positive 2’s 0.500 0.492 -0.492 -0.500 0.014 -0.014 0.083 0.083
Negative 2’s 0.500 0.492 -0.492 -0.500 0.014 -0.014 0.083 0.083
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4.6 Summary
In the conventional two’s complement number system, both truncated
multiplication with the constant correction method and truncated multipli-
cation with the variable correction method suffer from the inherent error in
that −1 multiplied by −1 yields −1. To solve this problem, both correction
methods for truncated multiplication in the negative two’s complement num-
ber system have been proposed. By a software simulation, another extreme
error in the constant correction method was found and the number of trun-
cated columns to avoid the extreme errors is determined. If all extreme errors
are omitted, both the constant correction method and the variable correc-
tion method have the same maximum positive and negative errors and similar
means and variances for all three of the number systems.
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Chapter 5
Truncated Multiplication with Nearly
Correctly Rounding
In this chapter, a new correction method for truncated multiplication
is proposed to reduce the errors with only slightly more complexity than the
variable correction method. The new correction method can be applied to the
unsigned number system, the conventional two’s complement number system
and the negative two’s complement number system.
For demonstration of the new method and comparison with the con-
stant correction method and the variable correction method, 8 bit multipliers
and 16 bit multipliers for the unsigned number system, the conventional two’s
complement number system and the negative two’s complement number sys-
tem are designed in structural HDL, which are automatically generated by
perl scripts, and synthesized by Synopsys Design Compiler in standard cells




In truncated multiplication, the constant correction method [1–3] and
the variable correction method [4] have been used to improve the accuracy of
truncated multipliers. The partial product bits, which are formed by these
correction methods, are usually computed by parallel multiplication [21–25].
The variable correction method has slightly more complexity than the con-
stant correction method, but it has lower errors [8]. Even though the variable
correction method compensates errors efficiently, the number of columns below
the LSB of the result, k, should be increased to reduce the maximum error,
increasing hardware usage and power consumption, if it is slightly over the
expected error limit like one unit in the last place.
5.2 Motivation
In truncated multiplications, partial product bits in the n-k least signif-
icant columns are not formed to achieve a significant savings of complexity and
power consumption. To compensate for errors by this hardware omission, the
variable correction method adds the partial product bits in the n-k-1 column
to the n-k column and sets round constants, logical 1s, from the n-2 column to
the n-k column. In the unsigned fractional number system, maximum errors
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of the variable correction method are
|Evariable| = 0.5 +
b(n−k)/2c∑
i=1
(n− k + 2− 2i) · 2−k−2i−1
[33]
These errors occur when two input pattern and the k bit product, from the
n-1 column to the n-k column, are
an−k−1 ... a0, bn−k−1 ... b0 =
{
0 x x ... x x 1, 0 x x ... x x 1 if n-k is even
0 x x ... x x 1, 0 x x ... x x 1 if n-k is odd
pn−1 ... pn−k = 1 ... 1
where x is 0 or 1. In these input patterns, the partial product bits of the n-k-1
column, which are carried into the n-k column for error compensation, are
always all ZEROs. Therefore, the partial product bits in the n-k-1 least signif-
icant columns, which are not formed for hardware saving, make the maximum
error with the k bit truncated product from the n-1 column to the n-k column,
which is formed for the carry to the n most significant result. The maximum
error of the k bit final product from the n-1 column to the n-k column is a
half of unit in the last place of the n bit result since the rounding constants
are added from the n-2 column to the n-k column.
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5.3 New Truncated Multiplication for Unsigned Frac-
tions
By utilizing the input patterns which yield the maximum errors in the
variable correction method, the maximum error, mean error and variance can
be reduced. A new correction method including a new logic with 4 inputs,
an−k−1, bn−k−1, a0, and b0, is proposed in Figure 5.1. The special logic in
Figure 5.2, which is equivalent to a0b0(an−k−1 + bn−k−1), is added to the n-k
column as a partial product bit. It makes a mandatory carry to the the n-k
column, when the partial product in the n-k-1 column are all ZEROs, the left
off partial product bits are
∑b(n−k)/2c
i=1 (n− k + 2− 2i) · 2−k−2i−1 and the k bit
final product from the n-1 column to the n-k column is all 1s, meaning that
the real value of the product without the rounding constant is 1 for the n-1
position and ZEROs for others.
1 0 2 0 1 0 0 1 0
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Figure 5.1: The bit product matrix for the new truncated multiplication







Figure 5.2: Special logic for the new truncated multiplication method in the
unsigned number system.
5.3.1 Hardware Saving with a Specialized Counter
Even though the special logic has only about the same complexity as
a half adder, the new correction method introduces one more partial product
bit to the n-k column. It may increase the hardware for the partial prod-
uct reduction. To mitigate this hardware increase, a specialized counter for
the partial product bits including the special logic and two partial product
bits is proposed. The partial product bits for error compensation to the n-
k column consist of an−k−1b0, an−k−2b1 ... a0bn−k−1, and the special logic,
a0b0(an−k−1 + bn−k−1). If n-k is greater than 1, an−k−1b0, a0bn−k−1, and the
special logic always make a place for error compensation. Counting these three
inputs shows an interesting property. Table 5.1 shows these three partial prod-
uct bits never have 1s concurrently. This means that counting 4 inputs, which
include an−k−1b0, a0bn−k−1, and the special logic, yields just one carry and one
sum as outputs for the partial product reduction. Table 5.2 shows an example
of this benefit. When k is bigger than 1, the round constant 1 is always present
in the n-k column. The logic equations for the carry and the sum of the spe-
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Table 5.1: Truth table of the partial product bits for error compensation in
the unsigned number system
a0 b0 an−k−1 bn−k−1 an−k−1b0 a0bn−k−1 a0b0(an−k−1 + bn−k−1)
0 0 0 0 0 0 0
0 0 0 1 0 0 0
0 0 1 0 0 0 0
0 0 1 1 0 0 0
0 1 0 0 0 0 0
0 1 0 1 0 0 0
0 1 1 0 1 0 0
0 1 1 1 1 0 0
1 0 0 0 0 0 0
1 0 0 1 0 1 0
1 0 1 0 0 0 0
1 0 1 1 0 1 0
1 1 0 0 0 0 1
1 1 0 1 0 1 0
1 1 1 0 1 0 0
1 1 1 1 1 1 0
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cialized (4,2) counter with 4 inputs, an−k−1b0 (input1), a0bn−k−1 (input2), the
special logic (input3) and round constant 1 (embedded input), are
Carry = input1 + input2 + input3
Sum = input1 · (input2 ⊕ input3)
which are simpler than those of a full adder. Since the specialized (4,2) counter
yields only one carry and one sum, the new truncation method does not in-
crease the number of counters regardless of the increase of one partial product
bit in the n-k column. Only 6 gates are increased since the specialized (4,2)
counter has just 3 gates more than a full adder and the special logic consists
of 3 gates regardless of the size of input and k.
Table 5.2: Truth table of a specialized (4:2) counter in the unsigned number
system
1 an−k−1b0 a0bn−k−1 a0b0(an−k−1 + bn−k−1) Sum Carry
1 0 0 0 1 0
1 0 0 1 0 1
1 0 1 0 0 1
1 0 1 1 N/A N/A
1 1 0 0 0 1
1 1 0 1 N/A N/A
1 1 1 0 1 1
1 1 1 1 N/A N/A
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5.3.2 Truncated Array Multipliers with Unsigned Fractions
Figure 5.3 shows the block diagram of 6-bit unsigned truncated array
multiplier with constant correction. The AHA cell consists of a half adder
and an AND gate. The output of the AND gate is a partial product and is
one input to the half adder. Similarly, the AFA cell consists of a full adder
and an AND gate. In the least significant position of the bottom row, the
SHA cell, which has comparable hardware and delay as that of a normal half
adder, takes two inputs from the previous cells and computes the sum and
carry of the two inputs plus 1 [23]. The ARHA cell is same to the AHA cell
except that the output is only carry out. The outputs of the truncated array
multiplier are numbered p11, p10, p9, p8, p7, p6 to match Figure 2.1. They may
be renumbered p5, p4, p3, p2, p1, p0 to reflect their nature as a single precision
6-bit number.
The block diagram of 6-bit unsigned truncated array multiplier with
variable correction is shown in Figure 5.4. Half adders along the upper right
edge of the constant correction method are replaced by full adders due to the
additional partial product bits. The ARFA cell is same to the AFA cell except
that the output is only carry out.
Figure 5.5 shows the block diagram of 6-bit unsigned truncated array
multiplier with the new correction method. The ARFA cell in the variable
correction method is replaced by a specialized (4:2) counter with only carry
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42NSAND AFA AFA AFA AFA
















































Figure 5.6: Specialized 4:2 counter for unsigned array multiplier.
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5.3.3 Error Analysis
The error of the new correction method in units in the last place is
|Enew| ≤ 0.5 +
b(n−k−1)/2c∑
i=1
(n− k + 1− 2i) · 2−k−2i−1
which always has lower maximum absolute error than that of the variable
correction method.
Table 5.3 shows the error comparison of the variable correction trunca-
tion method and the new correction truncation method for all possible input
values in the unsigned number system for various sizes of n and k. The positive
maximum errors of the two truncation methods are the same. The negative
maximum error, which has larger absolute value than the positive maximum
error, is reduced by the new correction method. The difference of the maxi-






This shows that maximum error of the new correction method is re-
duced when the size of k is smaller.
When n=8, k=1 and n=15, k=2, the maximum error of the variable
correction truncation method is over 1 ulp [33] and that of the new correction
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truncation method is under 1 ulp. This means that, in the variable correction
truncation method, the size of k can be increased to make the maximum error
less than 1 ulp, at a cost of increasing the complexity and power consumption.
The mean error and variance of the new correction truncation is always less
than those of the variable correction truncation even though Table 5.3 may
indicate same mean error and variance because of data length. When k is 1,
mean errors of two truncation method are fixed as -0.125 and -0.09375. As k
is increased, the difference of the mean errors of the two truncation methods
gets smaller.
Table 5.3: Error comparison of variable correction truncation and new correc-
tion truncation for all possible input values in the unsigned number system.
n k Max. positive error Max. negative error Mean variance
VC New VC New VC New VC New
6 1 0.609 0.609 -0.859 -0.781 -0.125 -0.094 0.096 0.095
2 0.516 0.516 -0.641 -0.594 -0.066 -0.051 0.085 0.084
3 0.484 0.484 -0.547 -0.531 -0.039 -0.031 0.083 0.083
7 1 0.695 0.695 -0.945 -0.859 -0.125 -0.094 0.102 0.101
2 0.555 0.555 -0.680 -0.641 -0.065 -0.049 0.086 0.086
3 0.508 0.508 -0.570 -0.547 -0.035 -0.027 0.084 0.084
8 1 0.777 0.777 -1.027 -0.945 -0.125 -0.094 0.107 0.106
2 0.598 0.598 -0.723 -0.680 -0.063 -0.048 0.088 0.088
3 0.527 0.527 -0.590 -0.570 -0.033 -0.025 0.084 0.084
10 1 0.944 0.944 -1.194 -1.111 -0.125 -0.094 0.118 0.117
2 0.681 0.681 -0.806 -0.764 -0.063 -0.047 0.091 0.090
3 0.569 0.569 -0.632 -0.611 -0.032 -0.024 0.085 0.085
12 1 1.111 1.111 -1.361 -1.278 -0.125 -0.094 0.128 0.127
2 0.764 0.764 -0.889 -0.847 -0.063 -0.047 0.093 0.093
3 0.611 0.611 -0.674 -0.653 -0.031 -0.024 0.085 0.085
15 1 1.361 1.361 -1.611 -1.528 -0.125 -0.094 0.144 0.143
2 0.888 0.888 -1.014 -0.972 -0.063 -0.047 0.097 0.097
3 0.674 0.674 -0.736 -0.715 -0.031 -0.023 0.086 0.086
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Error histograms of 8-bit unsigned truncated multiplication with the
the constant correction method, the variable correction method and the new
method by MATLAB simulation are shown in Figure 5.7, Figure 5.8 and Fig-
ure 5.9. Errors of the constant correction method are biased and the absolute
value of the negative maximum error is greater than 2.5. Even though errors
of the variable correction method are less biased, more negative errors are
distributed and the absolute value of the negative maximum error is greater
than 1. The new method shows the most symmetric error distribution. Fur-
thermore, the absolute value of the negative maximum error is less than 1 and
the positive maximum error equals that of the variable correction method.
5.4 New Truncated Multiplication for Two’s Comple-
ment Fractions
The new correction method presented in the previous sections is ex-
tended for the conventional fractional two’s complement number system with
an inherent error problem for a special case, in which multiplication of −1 and
−1 yields −1. If the inherent error is ignored, the new correction method is
similarly applied to the conventional two’s complement number system as is
to the unsigned number system. The n-k-1 least significant columns are not
formed instead of the n-k least significant columns before error compensation.
The partial product bits in the n-k-2 column and the new partial product bit
are added to the n-k-1 columns for error compensation. Figure 5.10 shows the
new truncation multiplication method for the conventional two’s complement
56












Figure 5.7: Error histogram of 8-bit unsigned truncated multiplication with
the constant correction method with k = 1.
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Figure 5.8: Error histogram of 8-bit unsigned truncated multiplication with
the variable correction method with k = 1.
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Figure 5.9: Error histogram of 8-bit unsigned truncated multiplication with
the new method with k = 1.
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number system with the special logic in Figure 5.11. Inputs to the special
logic are an−k−2, bn−k−2, a0, and b0 instead of an−k−1, bn−k−1, a0, and b0.
Proposed
Logic
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Figure 5.10: The bit product matrix for the new truncated multiplication






Figure 5.11: Special logic for the new truncated multiplication method in the
conventional two’s complement number system.
5.4.1 Hardware Saving with a Specialized Counter
As in the unsigned number system, a specialized (4:2) counter is also
available in the conventional two’s complement number system to mitigate
hardware increase by one more partial product bit in the n-k-1 column. Since
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error compensation bits, an−k−2b0, a0bn−k−2, and a0b0(an−k−2 + bn−k−2) never
have 1s at the same time, the count of 4 inputs including these inputs never
exceeds 3, meaning only one carry and one sum are needed. As in the unsigned
number system, if embedded input4 is 1, a round constant, the logic equations
for the carry and the sum of the specialized (4,2) counter are
Carry = input1 + input2 + input3
Sum = input1 · (input2 ⊕ input3)
5.4.2 Truncated Array Multipliers with Two’s Complement Frac-
tions
Figure 5.12 shows the block diagram of 6-bit two’s complement trun-
cated array multiplier with constant correction. The NFA cell consists of a
full adder and an NAND gate. The FANC cell is a full adder with no carry
out.
The block diagram of 6-bit two’s complement truncated array multi-
plier with variable correction is shown in Figure 5.13. Half adders along the
upper right edge of the constant correction method are replaced by full adders
due to the additional partial product bits.
Figure 5.14 shows the block diagram of 6-bit two’s complement trun-
cated array multiplier with the new correction method. As in the unsigned
number system, the ARFA cell in the variable correction method is replaced
by a specialized (4:2) counter with only carry out for the output in Figure 5.15.
61
















NAND AFA AFA AHA
NAND AFA AFA AFA AHA
NAND AFA AFA AFA AFA ARHA
AND NFA NFA NFA NFA NFA

























Figure 5.12: 6-bit two’s complement truncated array multiplier with constant
correction.
5.4.3 Error Analysis
If the inherent error is not considered, errors of the variable correction
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Figure 5.15: Specialized 4:2 counter for two’s complement array multiplier.
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system is
|Evariable| ≤ 0.5 +
b(n−k−1)/2c∑
i=1
(n− k + 1− 2i) · 2−k−2i−1, if A = B 6= 1
The error of the new correction method in units in the last place is
|Enew| ≤ 0.5 +
b(n−k−2)/2c∑
i=1
(n− k − 2i) · 2−k−2i−1, if A = B 6= 1
Table 5.4 shows the error comparison of variable correction truncation
and the new correction truncation method for all possible input values, except
when both inputs are -1, in the conventional two’s complement number system





2−k−2i−1 + 2−n+1, if A = B 6= 1
Error histograms of 8-bit two’s complement truncated multiplication
with the the constant correction method, the variable correction method and
the new method are shown in Figure 5.16, Figure 5.17 and Figure 5.18. Errors
of the constant correction method are biased and the absolute value of the
negative maximum error is greater than 2. Even though errors of the vari-
able correction method are less biased and the absolute value of the negative
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Table 5.4: Error comparison of variable correction truncation and new correc-
tion truncation for all possible input values, except −1 by −1, in the conven-
tional two’s complement number system.
n k Max. positive error Max. negative error Mean variance
VC New VC New VC New VC New
7 1 0.609 0.609 -0.859 -0.781 -0.125 -0.094 0.096 0.095
2 0.516 0.516 -0.641 -0.594 -0.066 -0.051 0.085 0.084
3 0.484 0.484 -0.547 -0.531 -0.039 -0.031 0.083 0.083
8 1 0.695 0.695 -0.945 -0.859 -0.125 -0.094 0.102 0.101
2 0.555 0.555 -0.680 -0.641 -0.065 -0.049 0.086 0.086
3 0.508 0.508 -0.570 -0.547 -0.035 -0.027 0.084 0.084
9 1 0.777 0.777 -1.027 -0.945 -0.125 -0.094 0.107 0.106
2 0.598 0.598 -0.723 -0.680 -0.063 -0.048 0.088 0.088
3 0.527 0.527 -0.590 -0.570 -0.033 -0.025 0.084 0.084
11 1 0.944 0.944 -1.194 -1.111 -0.125 -0.094 0.118 0.117
2 0.681 0.681 -0.806 -0.764 -0.063 -0.047 0.091 0.090
3 0.569 0.569 -0.632 -0.611 -0.032 -0.024 0.085 0.085
13 1 1.111 1.111 -1.361 -1.278 -0.125 -0.094 0.128 0.127
2 0.764 0.764 -0.889 -0.847 -0.063 -0.047 0.093 0.093
3 0.611 0.611 -0.674 -0.653 -0.031 -0.024 0.085 0.085
16 1 1.361 1.361 -1.611 -1.528 -0.125 -0.094 0.144 0.143
2 0.888 0.888 -1.014 -0.972 -0.063 -0.047 0.097 0.097
3 0.674 0.674 -0.736 -0.715 -0.031 -0.023 0.086 0.086
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maximum error is less than 1, more negative errors are distributed. By apply-
ing the new method, errors are more symmetric than for the other methods.
The absolute value of the negative maximum error is also decreased and the
positive maximum error equals that of the variable correction method.










Figure 5.16: Error histogram of 8-bit two’s complement truncated multiplica-
tion with the constant correction method with k = 1.
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Figure 5.17: Error histogram of 8-bit two’s complement truncated multiplica-
tion with the variable correction method with k = 1.
68










Figure 5.18: Error histogram of 8-bit two’s complement truncated multiplica-
tion with the new method with k = 1.
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5.5 New Truncated Multiplication for Negative Two’s
Complement Fractions
For multiplication of fixed point signed numbers, the negative two’s
complement number system is suitable since it is free from an extreme error
such as the inherent error (−1 multiplied by −1 yields −1 instead of +1) in
the conventional two’s complement number system. Similar to the unsigned
number system and the conventional two’s complement number system, new
logic can be used to reduce the errors. In the negative two’s complement
number system, errors of the new correction method in units in the last place
is
|Evariable| ≤ 0.5 +
b(n−k−1)/2c∑
i=1
(n− k + 1− 2i) · 2−k−2i−1
Maximum errors of the variable correction method in the negative two’s
complement number system occur if the input patterns meets the condition
below.
an−k−2 ... a0, bn−k−2 ... b0 =
{
0 x x ... x x 1, 0 x x ... x x 1 if n-k is odd
0 x x ... x x 1, 0 x x ... x x 1 if n-k is even
pn−1 ... pn−k = 0 ... 0
Since the negative two’s complement number system is viewed as a mirror
image of the conventional two’s complement number system, the partial prod-
uct bits have minus sign except the most significant bit and AND and NAND
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gates in the partial product are switched. Differently from the unsigned num-
ber system and the conventional two’s complement number system, maximum
errors occur when the partial product bits for error compensation in the n-k-2
column are all 1s and the final product from the n-2 column to the n-k-1 are
all ZEROs. This means that error compensation is maximum and result in
too many carries to the n most significant columns even though many of the
partial product bits, which are not formed, have ZEROs. To prevent this case,
error compensation is reduced when a0 and b0 = 1 and an−k−2 and bn−k−2 =
0. Subtracting a0b0(an−k−2 + bn−k−2) from the error compensation is equal to
its complement and −1. −1 can be canceled out with logical 1, one of round
constants. Figure 5.19 shows the new correction method in the negative two’s
complement number system. The special logic is a0b0(an−k−2 + bn−k−2), which
is equal to the complement of a0b0(an−k−2 + bn−k−2) in Figure 5.20.
1 0 2 0 3 0 0 1 0 2 0
1 1 2 1 1 1 2 1 3 1
0 2
1 1 0 1
0
1 2 2 2 1 2 0 2
1 1 2 1 1 1 0 1
2 2 2 3 2 4 1 2 3
1 1 1
1 n n n n k n k n k
n n n k n k n k
n k
n k n k
n k
n n n n n n
n n n n n n
n n n n n n n n k
a b a b a b a b a b a b
a b a b a b a b a b
a b
a b a b
a b
a b a b a b a b
a b a b a b a b
p p p p p p p p p
− − − − − − − −
− − − − − − − −
− −
− − − −
−
− − − − − −
− − − − − −




Figure 5.19: The bit product matrix for multiplication in the fractional nega-







Figure 5.20: Special logic for the new truncated multiplication method in the
negative two’s complement number system.
5.5.1 Hardware Saving with a Specialized Counter
In contrast to the unsigned number system and the conventional two’s
complement number system, inputs for the specialized counter are the com-
plement of those in the other number systems. From Table 5.5 and Table 5.6,
a specialized (3:2) counter, which has less complexity than a full adder, is
proposed. The logical equations for the carry and the sum are
Carry = input1 + input2 + input3
Sum = (input1 ⊕ input2) · input3
When k is greater than 2, round constant in the n-k-1 column cancels -1. In the
case of k=1, one logical 1 in the n column should be two logical 1s in the n-1
column and the n-2 column to cancel −1, increasing the hardware for the par-
tial product reduction. To prevent this situation the specialized (3:2) counter
is modified. Since the count of an−k−2b0, a0bn−k−2 and a0b0(an−k−2 + bn−k−2)
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is from 1 to 3, logical 1 can be borrowed to cancel −1. From Table 5.7, the
equations for the carry and the sum of a modified specialized (3:2) counter are
Carry = input1 · input2 · input3
Sum = (input1 ⊕ input2) · input3
Since this (3:2) counter has 0 to 2 as output, it can be extended to a specialized
(4:2) counter which yields only one carry.
Table 5.5: Truth table of the partial product bits for error compensation in
the negative two’s complement number system
a0 b0 an−k−2 bn−k−2 an−k−2b0 a0bn−k−2 a0b0(an−k−2 + bn−k−2)
0 0 0 0 1 1 1
0 0 0 1 1 1 1
0 0 1 0 1 1 1
0 0 1 1 1 1 1
0 1 0 0 1 1 1
0 1 0 1 1 1 1
0 1 1 0 0 1 1
0 1 1 1 0 1 1
1 0 0 0 1 1 1
1 0 0 1 1 0 1
1 0 1 0 1 1 1
1 0 1 1 1 0 1
1 1 0 0 1 1 0
1 1 0 1 1 0 1
1 1 1 0 0 1 1
1 1 1 1 0 0 1
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Table 5.6: Truth table of a specialized (3:2) counter in the negative two’s
complement number system
an−k−2b0 a0bn−k−2 a0b0(an−k−2 + bn−k−2) Sum Carry
0 0 0 N/A N/A
0 0 1 1 0
0 1 0 N/A N/A
0 1 1 0 1
1 0 0 N/A N/A
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
Table 5.7: Truth table of a modified specialized (3:2) counter in the negative
two’s complement number system
an−k−2b0 a0bn−k−2 a0b0(an−k−2 + bn−k−2) Sum Carry
0 0 0 N/A N/A
0 0 1 0 0
0 1 0 N/A N/A
0 1 1 1 0
1 0 0 N/A N/A
1 0 1 1 0
1 1 0 1 0
1 1 1 0 1
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5.5.2 Truncated Array Multipliers with Negative Two’s Comple-
ment Fractions
Figure 5.21 shows the block diagram of 6-bit negative two’s complement
truncated array multiplier with constant correction. The NHA cell consists of
a half adder and an NAND gate. The SNHA cell is the SHA with an NAND
as an input instead of an AND gate.
The block diagram of 6-bit negative two’s complement truncated array
multiplier with variable correction is shown in Figure 5.22. Half adders along
the upper right edge of the constant correction method are replaced by full
adders due to the additional partial product bits. The NRFA cell is same to
the NFA cell except that the output is only carry out.
Figure 5.23 shows the block diagram of 6-bit negative two’s comple-
ment truncated array multiplier with the new correction method. As in the
unsigned number system, the NRFA cell in the variable correction method is
replaced by a specialized (4:2) counter with only carry out for the output in
Figure 5.24. The SL cell equals the complement of the special logic in Fig-
ure 5.20 to use the same specialized (4:2) counter for the unsigned number
system, the conventional two’s complement number system and the negative
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Figure 5.23: 6-bit negative two’s complement truncated array multiplier with























In the negative two’s complement number system, the error of the new
correction method in units in the last place is
|Enew| ≤ 0.5 +
b(n−k−2)/2c∑
i=1
(n− k − 2i) · 2−k−2i−1
The error comparison of the variable correction method and the new correction
method for all possible input values in the negative two’s complement number
system is shown in Table 5.8. As in the unsigned number system, maximum
error, mean and variance are reduced since the n-1 x n-1 unsigned and the n
x n negative two’s complement number systems have the same error patterns.
When n=9, k=1 and n=16, k=2, the maximum error is less than one unit in






Error histograms of 8-bit negative two’s complement truncated mul-
tiplication with the the constant correction method, the variable correction
method and the new method are shown in Figure 5.16, Figure 5.17 and Fig-
ure 5.18. Errors by the constant correction method are biased and the absolute
value of the negative maximum error is greater than 2. Even though errors by
79
Table 5.8: Error comparison of variable correction truncation and the new
correction truncation method for all possible input values in the negative two’s
complement number system.
n k Max. positive error Max. negative error Mean variance
VC New VC New VC New VC New
7 1 0.609 0.609 -0.859 -0.781 -0.125 -0.094 0.096 0.095
2 0.516 0.516 -0.641 -0.594 -0.066 -0.051 0.085 0.084
3 0.484 0.484 -0.547 -0.531 -0.039 -0.031 0.083 0.083
8 1 0.695 0.695 -0.945 -0.859 -0.125 -0.094 0.102 0.101
2 0.555 0.555 -0.680 -0.641 -0.065 -0.049 0.086 0.086
3 0.508 0.508 -0.570 -0.547 -0.035 -0.027 0.084 0.084
9 1 0.777 0.777 -1.027 -0.945 -0.125 -0.094 0.107 0.106
2 0.598 0.598 -0.723 -0.680 -0.063 -0.048 0.088 0.088
3 0.527 0.527 -0.590 -0.570 -0.033 -0.025 0.084 0.084
11 1 0.944 0.944 -1.194 -1.111 -0.125 -0.094 0.118 0.117
2 0.681 0.681 -0.806 -0.764 -0.063 -0.047 0.091 0.090
3 0.569 0.569 -0.632 -0.611 -0.032 -0.024 0.085 0.085
13 1 1.111 1.111 -1.361 -1.278 -0.125 -0.094 0.128 0.127
2 0.764 0.764 -0.889 -0.847 -0.063 -0.047 0.093 0.093
3 0.611 0.611 -0.674 -0.653 -0.031 -0.024 0.085 0.085
16 1 1.361 1.361 -1.611 -1.528 -0.125 -0.094 0.144 0.143
2 0.888 0.888 -1.014 -0.972 -0.063 -0.047 0.097 0.097
3 0.674 0.674 -0.736 -0.715 -0.031 -0.023 0.086 0.086
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the variable correction method are less biased and the absolute value of the
negative maximum error is less than 1, more negative errors are distributed.
By applying the new method, errors are more symmetric than with the other
correction methods. The absolute value of the negative maximum error is also
decreased and the positive maximum error equals that of the variable correc-
tion method. Note that the error distributions for all the methods are the
same to those of the conventional two’s complement number system.










Figure 5.25: Error histogram of 8-bit negative two’s complement truncated
multiplication with the constant correction method with k = 1.
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Figure 5.26: Error histogram of 8-bit negative two’s complement truncated
multiplication with the variable correction method with k = 1.
82










Figure 5.27: Error histogram of 8-bit negative two’s complement truncated
multiplication with the new method with k = 1.
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5.6 Experimental Results
For demonstration of the new method and comparison with the con-
stant correction method and the variable correction method, 8 bit and 16
bit truncated multipliers for the unsigned number system, the conventional
two’s complement number system and the negative two’s complement num-
ber system were designed in structural HDL [34, 35], which are automatically
generated by perl scripts [36, 37], and synthesized by Synopsys Design Com-
piler [38] in standard cells for TSMC 0.25 µm technology [39, 40].
5.6.1 Truncated Multipliers with Unsigned Fractions
Table 5.9 shows area, delay and dynamic power of standard array mul-
tiplier and truncated array multiplier with constant correction, variable cor-
rection and the new method for unsigned numbers. The dynamic power was
estimated by capturing the average switching activity of each cell and net for
50,000 random input patterns at the frequency of 10 MHz at 2.5 V. For a max-
imum absolute error less than 1 ulp in the case of 8 bit x 8 bit multiplication,
different values of k are required. As a result, the constant correction method
with k = 3 uses 93.95 µW, the variable correction method with k = 2 uses
94.27 µW and the new correction method with k = 1 uses only 80.44 µW.
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Table 5.9: Area, delay and dynamic power comparison of standard array mul-
tiplier and truncated array multiplier with constant correction, variable cor-
rection and the new method for 8 x 8 and 16 x 16 unsigned numbers
n Multiplier k Area (µm2) Delay (ns) Power (µW)
Value Ratio Value Ratio Value Ratio
8 Standard 28348.19 1 5.69 1 116.28 1
CCT 1 16901.14 0.60 4.73 0.83 70.19 0.60
2 19987.43 0.71 4.99 0.88 83.72 0.72
3 22518.52 0.79 5.24 0.92 93.95 0.81
4 24510.74 0.86 5.39 0.95 100.29 0.86
VCT 1 19072.97 0.67 4.93 0.87 79.79 0.69
2 22420.54 0.79 5.20 0.91 94.27 0.81
3 24837.32 0.88 5.46 0.96 104.38 0.90
4 26682.57 0.94 5.72 1.01 111.67 0.96
New 1 19236.27 0.68 4.93 0.87 80.44 0.69
2 22698.14 0.80 5.20 0.91 95.35 0.82
3 25114.93 0.89 5.46 0.96 105.42 0.91
4 26960.17 0.95 5.72 1.01 112.7 0.97
16 Standard 123583.95 1 12.38 1 541.51 1
CCT 1 67882.23 0.55 9.45 0.76 294.36 0.54
2 75149.09 0.61 9.72 0.79 327.34 0.60
3 81844.4 0.66 9.86 0.80 356.61 0.66
4 88017.15 0.71 10.01 0.81 382.5 0.71
VCT 1 72503.63 0.59 9.55 0.77 316.03 0.58
2 80031.77 0.65 9.82 0.79 350.03 0.65
3 86629.1 0.70 10.08 0.81 379.64 0.70
4 92654.88 0.75 10.34 0.84 406.33 0.75
New 1 72666.92 0.59 9.55 0.77 317.16 0.59
2 80309.38 0.65 9.82 0.79 351.64 0.65
3 86906.71 0.70 10.08 0.81 381.22 0.70
4 92932.49 0.75 10.34 0.84 407.9 0.75
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5.6.2 Truncated Multipliers with Two’s Complement Fractions
Table 5.10 shows area, delay and dynamic power of standard array
multiplier and truncated array multiplier with constant correction, variable
correction and the new method for two’s complement numbers. For a maxi-
mum absolute error less than 1 ulp in the case of 16 bit x 16 bit multiplication,
different values of k are required. For a maximum absolute error less than 1 ulp
in the case of 16 bit x 16 bit multiplication, different values of k are required.
As a result, the constant correction method with k=4 uses 412.39 µW, the
variable correction method with k=3 uses 405.95 µW and the new correction
method with k=2 uses only 380.76 µW.
5.6.3 Truncated Multipliers with Negative Two’s Complement Frac-
tions
Table 5.11 shows area, delay and dynamic power of standard array
multiplier and truncated array multiplier with constant correction, variable
correction and the new method for negative two’s complement numbers. For
a maximum absolute error less than 1 ulp in the case of 16 bit x 16 bit mul-
tiplication, different values of k are required. For a maximum absolute error
less than 1 ulp in the case of 16 bit x 16 bit multiplication, different values
of k are required. As a result, the constant correction method with k=4 uses
402.18 µW, the variable correction method with k=3 uses 398.25 µW and the
new correction method with k=2 uses only 374.56 µW.
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Table 5.10: Area, delay and dynamic power comparison of standard array
multiplier and truncated array multiplier with constant correction, variable
correction and the new method for 8 x 8 and 16 x 16 two’s complement numbers
n Multiplier k Area (µm2) Delay (ns) Power (µW)
Value Ratio Value Ratio Value Ratio
8 Standard 28315.53 1.00 5.60 1.00 117.58 1.00
CCT 1 20036.42 0.71 4.79 0.86 81.69 0.69
2 22616.50 0.80 5.16 0.92 96.73 0.82
3 24608.71 0.87 5.30 0.95 103.06 0.88
4 26094.71 0.92 5.56 0.99 108.72 0.92
VCT 1 21914.32 0.77 5.12 0.91 93.09 0.79
2 24967.96 0.88 5.38 0.96 104.69 0.89
3 26862.20 0.95 5.63 1.01 112.31 0.96
4 28184.89 1.00 5.89 1.05 117.26 1.00
New 1 22077.62 0.78 5.12 0.91 93.90 0.80
2 25245.57 0.89 5.38 0.96 105.78 0.90
3 27139.80 0.96 5.63 1.01 113.36 0.96
4 28462.50 1.01 5.89 1.05 118.30 1.01
16 Standard 123812.57 1.00 12.28 1.00 543.60 1.00
CCT 1 75459.37 0.61 9.50 0.77 325.18 0.60
2 82187.34 0.66 9.77 0.80 354.29 0.65
3 88376.41 0.71 9.92 0.81 387.49 0.71
4 94042.93 0.76 10.18 0.83 412.39 0.76
VCT 1 79786.83 0.64 9.74 0.79 351.31 0.65
2 87021.02 0.70 10.00 0.81 379.13 0.70
3 93095.79 0.75 10.25 0.83 405.95 0.75
4 98599.01 0.80 10.51 0.86 430.10 0.79
New 1 79950.13 0.65 9.74 0.79 352.61 0.65
2 87298.63 0.71 10.00 0.81 380.76 0.70
3 93373.40 0.75 10.25 0.83 407.54 0.75
4 98876.62 0.80 10.51 0.86 431.62 0.79
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Table 5.11: Area, delay and dynamic power comparison of standard array
multiplier and truncated multiplication with constant correction, variable cor-
rection and the new method for 8 x 8 and 16 x 16 negative two’s complement
numbers
n Multiplier k Area (µm2) Delay (ns) Power (µW)
Value Ratio Value Ratio Value Ratio
8 Standard 30536.36 1.00 5.54 1.00 126.58 1.00
CCT 1 20085.41 0.66 4.66 0.84 83.47 0.66
2 22681.82 0.74 4.80 0.87 97.42 0.77
3 24788.34 0.81 5.05 0.91 101.37 0.80
4 26339.65 0.86 5.31 0.96 107.39 0.85
VCT 1 21995.97 0.72 4.84 0.87 89.14 0.70
2 25131.26 0.82 5.10 0.92 104.33 0.82
3 27090.81 0.89 5.35 0.97 113.29 0.90
4 28462.5 0.93 5.61 1.01 119.61 0.94
New 1 22159.27 0.73 4.84 0.87 90.35 0.71
2 25408.86 0.83 5.10 0.92 106.13 0.84
3 27368.42 0.90 5.35 0.97 114.88 0.91
4 28740.10 0.94 5.61 1.01 121.06 0.96
16 Standard 130213.88 1.00 11.94 1.00 545.06 1.00
CCT 1 76553.48 0.59 9.39 0.79 319.74 0.59
2 83444.73 0.64 9.40 0.79 353.42 0.65
3 89780.77 0.69 9.41 0.79 386.67 0.71
4 95675.91 0.73 9.73 0.81 402.18 0.74
VCT 1 80978.90 0.62 9.17 0.77 335.40 0.62
2 88425.38 0.68 9.43 0.79 370.98 0.68
3 94696.10 0.73 9.69 0.81 398.25 0.73
4 100378.95 0.77 9.95 0.83 422.76 0.78
New 1 81142.20 0.62 9.17 0.77 338.34 0.62
2 88702.98 0.68 9.43 0.79 374.56 0.69
3 94973.71 0.73 9.69 0.81 401.55 0.74
4 100656.55 0.77 9.95 0.83 425.79 0.78
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5.7 Summary
In many signal processing applications, multiplication with approxi-
mate rounding can significantly reduce the power dissipation and area by trun-
cating the least significant part of the bit product matrix and compensating
for the errors. In this chapter, a new approximate rounding method has been
proposed and compared to the previous methods showing reduced maximum
errors, reduced mean error and reduced variances with very slightly increased
power, delay and area. This method is implemented very efficiently by the use




In the design of many systems, it is desirable to reduce the execution
time of division since it is the slowest of the basic arithmetic operations. In
digit-recurrence division, a rounded result is created by an additional itera-
tion and carry propagate addition, increasing the execution time. A solution
is truncated division which presets the round value during division without
increase of the execution time. This chapter extends truncated division with
the constant round value [6] to the floating point number system, two’s com-
plement number system and the negative two’s complement number system.
6.1 On the Fly Conversion
In digit-recurrence division, the quotient is generated by sequences of
shifts and adds. When each iteration is performed in series, each quotient digit
is also produced in series. If the quotient digit is signed, the digit needs to be
converted into a binary number format by subtracting the negative digits from
the positive digits. In Figure 6.1, the positive digits and the negative digits
are separated before the negative digits are converted into two’s complement
90
number format. The converted digits are added to the positive digits. This
means a carry propagate addition is required due to conversion of the negative





p - n = 0.101101 -  0.010010






Figure 6.1: Conventional conversion of signed digits into a binary number [13].
Since no restoration is necessary in non-restoring division, it is faster
than restoring division, but, the remainder after n iterations can be negative.
Therefore, a correction step, in which the remainder after n iterations is added
to the divisor and the quotient is decreased by 1, may be required to insure
a positive remainder. Furthermore, the quotient in signed digit form needs to
be converted to standard binary form.
By conversion on the fly as the digits of the quotient are obtained [10],
the correction step is performed without carry-propagate addition and the
signed quotient digits are converted to standard binary form in a digit-serial
manner as the quotient digits are produced. In fractional binary non-restoring
division, the signed quotient is qn−1qn−2...q0 with qk ∈ {-1, 1}. When all signed
91
quotient digits with −1 are replaced by 0, the MSB is complemented and then
all quotient digits are left shifted by 1 bit, inserting 1 into the LSB, to get






k ∈ {0, 1}. Note that q′n−1
is the sign bit and the LSB is always 1. In the correction step, the LSB is
0 or 1 without carry propagate addition since the quotient is only decreased
by 1 when the remainder after n iterations is negative. Figure 6.2 shows an
example of on the fly conversion. Note that all procedures for conversion is
performed when each signed digit is obtained without increased execution time
for addition.
Replace -1 by 0
Q = .111111





Insert 1 into LSB= .011011
Figure 6.2: On the fly conversion of signed digits into a binary number [10].
The on the fly conversion can be extended to rounding. By an addi-
tional iteration, a signed quotient qn−1qn−2...q0q−1 with qk ∈ {-1, 1} is pro-





0p−11. Note that q
′
−1 is the LSB and 1 is a round bit. For the
correction step, the quotient is decreased by 1 when the remainder after n+1
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iterations is negative as shown above. For true rounding, the quotient is in-
creased by 1 when the remainder after n+1 iterations is positive. Alternatively,
the quotient is always increased by 1 for true rounding. Note that both ways
produce the same rounded n bit quotient and both require carry propagate
addition.
6.2 Truncated Division in Various Number Systems
In truncated division with constant correction for the unsigned number
system, 1/3 ulp as a constant round value is preset into the dividend to get an
approximately rounded result when the divisor is normalized in range of [1/2,
1) in [6]. For the floating point number system, the two’s complement number
system and the negative two’s complement number system, the constant round
values are examined.
6.2.1 Constant Truncated Division for Floating Point Fractions
In the division of floating point numbers, the sign, the significand and
the exponent of the quotient are calculated separately. The two signs are ex-
ORed and the two exponents are subtracted and added to the bias [41]. Here
the focus is on the division of the significands. Since for numbers conforming
to IEEE Std. 754 [42], the dividend and the divisor are normalized to the
range of [1, 2), the quotient will be in the range (1/2, 2). When N ≥ D, the
quotient is in the range [1, 2) which is normalized. When N < D, the quotient
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is in the range (1/2, 1) which requires that the quotient be left shifted by 1
bit position (and also requires that the exponent be decremented by 1) to get
the quotient in the range (1, 2). In this case, an extra iteration for the guard
bit is required. An alternative way is to left-shift the dividend before division
when N < D with no extra iteration for the guard bit, but this requires a
pre-comparison of the dividend and the divisor. Differently from the unsigned
number system, the divisor is in the range of [1, 2). Therefore the preset value
to the dividend is 2/3 ulp instead of 1/3 ulp. In n-bit radix-2 floating point
fractional non-restoring division with the constant method,
Pk+1 = 2Pk + 2
−n − qn−k−1 ·D if k is even for k = 0, 1, ..., n− 1
Pk+1 = 2Pk − qn−k−1 ·D if k is odd for k = 0, 1, ..., n− 1
where Pk is the partial remainder after selecting the kth quotient digit,
P0 = N/2 when N ≥ D and P0 = N when N < D. The quotient digits can be
−1 or +1 and the digit for the kth iteration is selected by
If Pk ≥ 0, qn−k−1= + 1
If Pk < 0, qn−k−1=− 1
After n iterations and on the fly conversion, the LSB is converted to 0
when the final partial remainder, Pn, is negative. Note that the sign bit, q′n−1,
is always 0.











6.2.2 Constant Truncated Division for Two’s Complement Frac-
tions
As for the unsigned number system, 1/3 ulp as a constant round value is
preset into the dividend to get an approximately rounded result. Even though
the normalized divisor is in range of [1/2, 1) or [-1, -1/2], the fraction bits of
the dividend are positive regardless of the sign of the dividend and the divisor.
Therefore, 1/3 ulp is preset into the dividend in both normalized divisor range
of [1/2, 1) or [-1, -1/2]. In n-bit radix-2 two’s complement fractional non-
restoring division with the constant method,
Pk+1 = 2Pk − qn−k−1 ·D if k is even for k = 0, 1, ..., n− 2
Pk+1 = 2Pk + 2
−n+1 − qn−k−1 ·D if k is odd for k = 0, 1, ..., n− 2
where Pk is the partial remainder after selecting the kth quotient digit,
P0 = N , and |N | < |D|. The quotient digits can be −1 or +1 and the digit
for the kth iteration is selected by
If sign of Pk = sign of D, qn−k−1= + 1
If sign of Pk 6= sign of D, qn−k−1=− 1
After n-1 iterations and on the fly conversion, the correction step is
performed by increasing or decreasing the quotient by 1 when the final partial
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remainder, Pn−1, is negative.















When the divisor is negative, the correction step may need carry prop-
agate addition since the quotient needs to be increased by 1, increasing execu-
tion time, but it can be avoided by swapping the signs of the divisor and the
dividend when the divisor is negative. After swapping the signs of the divisor
and the dividend to get positive divisor,










6.2.3 Constant Truncated Division for Negative Two’s Comple-
ment Fractions
In the two’s complement fractional number system, −1 multiplied by
−1 yields −1 instead of +1. The negative two’s complement fractional number
system, which expresses values for 1 ≥ V > −1, solves this problem [5]. As
for the unsigned number system and the two’s complement number system,
1/3 ulp as a constant round value is preset into the dividend to get an ap-
proximately rounded result. Any preset value into the dividend has a negative
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sign, and the fraction bits of the dividend have also negative signs regardless
of the sign of the dividend and the divisor. Therefore, a 1/3 ulp is preset into
the dividend and in both normalized divisor range of [1/2, 1] or (-1, -1/2]. In
n-bit radix-2 negative two’s complement fractional non-restoring division with
the constant method,
Pk+1 = 2Pk − qn−k−1 ·D if k is even for k = 0, 1, ..., n− 2
Pk+1 = 2Pk − 2−n+1 − qn−k−1 ·D if k is odd for k = 0, 1, ..., n− 2
where Pk is the partial remainder after selecting the kth quotient digit,
P0 = N , and |N | < |D|. The quotient digits can be −1 or +1 and the digit
for the kth iteration is selected by
If sign of Pk 6= sign of D, qn−k−1= + 1
If sign of Pk = sign of D, qn−k−1=− 1
After n-1 iterations and on the fly conversion, the correction step is
performed by increasing or decreasing the quotient by 1 when the final partial
remainder, Pn−1, is positive.
















As with the two’s complement number system, a carry propagate ad-
dition may be required when the divisor is negative, but it can be avoided by
swapping the signs of the divisor and the dividend when the divisor is nega-
tive. Note that negative numbers in the negative two’s complement number
system have 0 for the sign bit. After swapping the signs of the divisor and the
dividend to get positive divisor,











In truncated division with constant correction for the unsigned number
system, each bit of a round constant value, 1/3 ulp, is preset to the dividend
during each iteration to get an approximately rounded result in the range of
(-2/3, 2/3). For the two’s complement number system and the negative two’s
complement number system, the same round constant round value of 1/3 ulp
is preset to the dividend. For the floating point number system, a different
round constant round value of 2/3 ulp is preset to the dividend.
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Chapter 7
Truncated Division with Concurrent Rounding
To get a rounded result in digit-recurrence division, an additional it-
eration and carry propagate addition are required, increasing the execution
time. This chapter suggests a new method for truncated division which yields
the same errors as those of true rounding with a small hardware increase with-
out an additional iteration and carry propagate addition. The new truncation
method is applied to the unsigned number system, the floating point number
system, the two’s complement number system and the negative two’s comple-
ment number system. Errors of the previous methods and the new truncation
method are compared via exhaustive simulation.
7.1 Overview
In digit-recurrence division, one digit of the quotient is generated by
each iteration of shifting and addition [12]. For a rounded quotient result,
the extra iteration and addition for true rounding are required resulting in
an increased execution time. To mitigate the increase of the execution time,
a constant round value, 1/3 ulp, may be preset into the dividend in order to
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effect an increase in value of the final quotient so that when the quotient result
is truncated (without the extra iteration and addition for true rounding) an
approximately rounded result is obtained [6]. When the divisor is normalized
before division, the errors are bounded between -2/3 ulp and 2/3 ulp.
For more accurate results than the constant truncation method, this
paper identifies variable truncation, a new method for digit-recurrence divi-
sion. It achieves errors bounded between -1/2 ulp and 1/2 ulp (the same as
those obtained with true rounding). This method does not require the extra
iteration and addition for true rounding nor does it need a normalized divisor.
The new method is applied to non-restoring division for unsigned numbers,
two’s complement numbers, negative two’s complement numbers and floating
point numbers. Comparison of the new truncation method to the previous
methods in terms of error and the numbers of iteration and addition is given.
7.2 New Truncated Division
Even though the constant truncated division reduces the execution
time, the divisor needs to be normalized and the errors are larger than those of
true rounded division. To overcome these drawbacks, a new truncated division
method can be used. For true rounding, 1 is added to the extra quotient bit
(round bit) or 1/2 is added to the LSB of the quotient after the additional
iteration. It is equivalent to preset half of the divisor into the LSB of the divi-
dend since a half of divisor ulp in the dividend divided by the divisor is always
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1/2 ulp of the quotient, which is combined with the partial remainder. This
variable round value is computed during division and the effect on the quotient
is error that is bounded between -1/2 and 1/2 (the same as true rounding)
without an additional iteration, carry propagate addition and normalization
of the divisor.
7.2.1 New Truncated Division for the Unsigned Fractions
In n-bit radix-2 unsigned fractional non-restoring division with the new
method,




dn−k−12−k−1, dn = 0
where Pk is the partial remainder after selecting the kth quotient digit
and P0 = N < D. The quotient digits can be −1 or +1 and the digit for the
kth iteration is selected by
If Pk ≥ 0, qn−k−1= + 1
If Pk < 0, qn−k−1=− 1
After n iterations and on the fly conversion, the LSB is converted to
0 when the final partial remainder, Pn, is negative. Note that in unsigned
division, the sign bit, q′n−1, is always 0.











Figure 7.1 shows a hardware diagram of the sequential non-restoring
division. At the first cycle, the sign of the quotient is given by the Exclusive-
OR of the signs of the dividend and the divisor. Except for the first cycle, the
complemented sign of the partial remainder (cout from the n-bit adder) and
the sign of the divisor are XORed to get the quotient bits, which is equivalent
to the XNOR of the signs of the partial remainder and the divisor. After n






















Figure 7.1: Shift/add sequential non-restoring divider [10].
Figure 7.2 shows contents of the shifted partial remainder in kth it-
eration of Figure 7.1 in standard division, constant truncated division and
new truncated division. Since the only difference between standard division,
constant truncated division and new truncated division is the contents of the
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shifted partial remainder, it is straightforward to compare their overall hard-
ware complexity by comparing the contents of their shifted partial remainder
registers. In contrast to standard division, a value is preset to the partial re-
mainder for each iteration in both constant truncated division and new trun-
cated division. Since the preset value is just one bit for each iteration, the
hardware increase is quite small, but the preset value prevents an additional
iteration and carry propagate addition for true rounding.
Pk (partial remainder) 0
Pk (partial remainder) 0or1






Figure 7.2: Contents of shifted partial remainder in kth iteration of standard
division, constant truncated division and new truncated division.
7.2.2 New Truncated Division for Floating Point Fractions
In the division of floating point numbers, the sign, the significand and
the exponent of the quotient are calculated separately. The two signs are ex-
ORed and the two exponents are subtracted and added to the bias [41]. Here
the focus is on the division of the significands. Since for numbers conforming
to IEEE Std. 754 [42], the dividend and the divisor are normalized to the
range of [1, 2), the quotient will be in the range (1/2, 2). When N ≥ D, the
quotient is in the range [1, 2) which is normalized. When N < D, the quotient
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is in the range (1/2, 1) which requires that the quotient be left shifted by 1
bit position (and also requires that the exponent be decremented by 1) to get
the quotient in the range (1, 2). In this case, an extra iteration for the guard
bit is required. An alternative way is to left-shift the dividend before division
when N < D with no extra iteration for the guard bit, but this requires a
pre-comparison of the dividend and the divisor.
In n-bit radix-2 floating point fractional non-restoring division with the
new truncation method,
Pk+1 = 2Pk + dn−k2−n − qn−k−1 ·D for k = 0, 1, ..., n− 1
D = dn−1 +
n−2∑
k=0
dn−k−22−k−1, dn = 0
where Pk is the partial remainder after selecting the kth quotient digit,
P0 = N/2 when N ≥ D and P0 = N when N < D. The quotient digits can be
−1 or +1 and the digit for the kth iteration is selected by
If Pk ≥ 0, qn−k−1= + 1
If Pk < 0, qn−k−1=− 1
After n iterations and on the fly conversion, the LSB is converted to 0
when the final partial remainder, Pn, is negative. Note that the sign bit, q′n−1,
is always 0.











7.2.3 New Truncated Division for Two’s Complement Fractions
In n-bit radix-2 two’s complement fractional non-restoring division with
the new truncation method,
Pk+1 = 2Pk + dn−k−12−n+1 − qn−k−1 ·D
if D ≥ 0 for k = 0, 1, ..., n− 2
Pk+1 = 2Pk + dn−k−12−n+1 − qn−k−1 ·D
if D < 0 for k = 0, 1, ..., n− 2




where Pk is the partial remainder after selecting the kth quotient digit,
P0 = N , and |N | < |D|. When the divisor is negative, the variable round
value is a half of -D since all the dividend and the quotient bits except the
MSBs are always positive. The quotient digits can be −1 or +1 and the digit
for the kth iteration is selected by
If sign of Pk = sign of D, qn−k−1= + 1
If sign of Pk 6= sign of D, qn−k−1=− 1
After n-1 iterations and on the fly conversion, the correction step is
performed by increasing or decreasing the quotient by 1 when the final partial
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remainder, Pn−1, is negative.















Carry propagate addition may be required when the divisor is negative,
but it can be avoided by swapping the signs of the divisor and the dividend
when the divisor is negative.
7.2.4 New Truncated Division for Negative Two’s Complement
Fractions
In the two’s complement fractional number system, −1 multiplied by
−1 yields −1 instead of +1. The negative two’s complement fractional number
system, which expresses values for 1 ≥ V > −1, solves this problem [5]. In
n-bit radix-2 negative two’s complement fractional non-restoring division with
the new truncation method,
Pk+1 = 2Pk − dn−k−12−n+1 − qn−k−1 ·D
if D > 0 for k = 0, 1, ..., n− 2
Pk+1 = 2Pk − dn−k−12−n+1 − qn−k−1 ·D
if D < 0 for k = 0, 1, ..., n− 2
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where Pk is the partial remainder after selecting the kth quotient digit,
P0 = N , and |N | < |D|. When the divisor is positive, the variable round value
is a half of -D since all the dividend and the quotient bits except the MSBs
are always negative. The quotient digits can be −1 or +1 and the digit for
the kth iteration is selected by
If sign of Pk 6= sign of D, qn−k−1= + 1
If sign of Pk = sign of D, qn−k−1=− 1
After n-1 iterations and on the fly conversion, the correction step is
performed by increasing or decreasing the quotient by 1 when the final partial
remainder, Pn−1, is positive.















As with the two’s complement number system, a carry propagate ad-
dition may be required when the divisor is negative, but it can be avoided by
swapping the signs of the divisor and the dividend when the divisor is negative.
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7.3 Experimental Results
For the unsigned number system, the floating point number system, the
two’s complement number system and the negative two’s complement number
system, binary non-restoring divisions with true rounding, constant truncation
and the new truncation method were simulated in C with all possible inputs
of the dividend and the divisor. All error factors are in units in the last place.
Table 7.1 shows that true rounding and the new truncation method have the
same error patterns which is bounded between -1/2 and 1/2. In constant
truncation, errors are bounded between -2/3 and 2/3. The two’s complement
number system and the negative two’s complement number system have the
same errors. In the floating point number system, the maximum positive er-
ror and the maximum negative error are slightly asymmetric. The maximum
positive error occurs when the divisor is one unit less than 2 and the dividend
is 1. For the maximum negative error to have the same absolute value as the
maximum positive error would require the divisor to be one unit less than 2
and the dividend to be one unit less than 1, which is not possible since the
dividend is required to be in the range of [1, 2) in the floating point number
system.
Table 7.2 compares execution time of n-bit binary non-restoring divi-
sion with true rounding, constant truncation and new truncation for unsigned
numbers, floating point numbers, two’s complement numbers and negative
two’s complement numbers. True rounding requires an additional iteration
for the round bit and carry propagate addition in the correction step. In the
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Table 7.1: Error comparison of binary non-restoring division with true round-
ing, constant truncation and new truncation for unsigned numbers, floating
point numbers, two’s complement numbers and negative two’s complement
numbers
Bits Rounding Error factors Number System
method Unsigned FLP 2’s Neg. 2’s
comp. comp.
6 True Max. pos. error .4921 .4920 .4839 .4839
rounding Max. neg. error -.4921 -.4915 -.4839 -.4839
Mean .0000 .0195 .0000 .0000
Variance .0800 .0800 .0766 .0766
Constant Max. pos. error .6364 .6364 .6452 .6452
truncation Max. neg. error -.6508 -.6508 -.6452 -.6452
Mean -.0521 -.0264 .0000 .0000
Variance .0872 .0904 .0858 .0858
New Max. pos. error .4921 .4920 .4839 .4839
truncation Max. neg. error -.4921 -.4915 -.4839 -.4839
Mean .0000 .0195 .0000 .0000
Variance .0800 .0800 .0766 .0766
8 True Max. pos. error .4980 .4980 .4961 .4961
rounding Max. neg. error -.4980 -.4980 -.4961 -.4961
Mean .0000 .0067 .0000 .0000
Variance .0825 .0826 .0816 .0816
Constant Max. pos. error .6589 .6589 .6614 .6614
truncation Max. neg. error -.6627 -.6627 -.6614 -.6614
Mean -.0547 -.0354 .0000 .0000
Variance .0902 .0920 .0921 .0921
New Max. pos. error .4980 .4980 .4961 .4961
truncation Max. neg. error -.4980 -.4980 -.4961 -.4961
Mean .0000 .0067 .0000 .0000
Variance .0825 .0826 .0816 .0816
10 True Max. pos. error .4995 .4995 .4990 .4990
rounding Max. neg. error -.4995 -.4995 -.4990 -.4990
Mean .0000 .0018 .0000 .0000
Variance .0831 .0832 .0829 .0829
Constant Max. pos. error .6647 .6647 .6654 .6654
truncation Max. neg. error -.6657 -.6657 -.6654 -.6654
Mean -.0553 -.0370 .0000 .0000
Variance .0909 .0920 .0937 .0937
New Max. pos. error .4995 .4995 .4990 .4990
truncation Max. neg. error -.4995 -.4995 -.4990 -.4990
Mean .0000 .0018 .0000 .0000
Variance .0831 .0832 .0829 .0829
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floating point number system, the dividend is left-shifted when it is less than
the divisor to save the iteration for the guard bit. Constant truncation needs
to normalize the divisor before division. The new truncation method does not
need to normalize the divisor. In the two’s complement number system and
the negative two’s complement number system, constant truncation and the
new truncation method can avoid carry propagate addition in the correction
step if the divisor is always positive, but the signs of the divisor and the divi-
dend need to be swapped when the divisor is negative.
Table 7.2: Execution comparison of n-bit binary non-restoring division with
true rounding, constant truncation and new truncation for unsigned numbers,
floating point numbers, two’s complement numbers and negative two’s com-
plement numbers
Rounding Procedure Number System
method Unsigned FLP 2’s Neg. 2’s
comp. comp.
True Pre-normalization no yes no no
rounding Iterations n+1 n+1 n n
CPA in correction yes yes yes yes
Constant Pre-normalization yes yes yes yes
truncation Iterations n n n-1 n-1
CPA in correction no no yes / no yes / no
New Pre-normalization no yes no no
truncation Iterations n n n-1 n-1
CPA in correction no no yes / no yes / no
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7.4 Summary
Division is the slowest of the basic arithmetic operations. Traditionally,
digit-recurrence division needs an additional iteration of shifting/addition and
carry propagate addition for true rounding, increasing the execution time. In
this paper, a new truncated division has been proposed and compared to the
previous methods showing the same errors to those of true rounding without




This dissertation presents the algorithms and evaluation of truncated
multiplication and truncated division. Since power dissipation is becoming
a very important issue, truncated multiplication with nearly correct round-
ing is attractive for those systems in which a small error is acceptable. The
new truncated multiplication has the most symmetric error distribution and
smaller maximum errors than the previous methods. The hardware increase
is tiny due to the specialized (4:2) counter.
The negative two’s complement number system is attractive for signed
truncated multiplication to avoid the inherent problem in the conventional
two’s complement number system. To compare area, delay and dynamic power
of the new method to those of the previous methods for the unsigned num-
ber system, the conventional two’s complement number system and the nega-
tive two’s complement number system, truncated multipliers were designed in
structural HDL, which are automatically generated by perl scripts, and syn-
thesized by Synopsys Design Compiler in standard cells for TSMC 0.25 µm
technology. Especially, the dynamic power was estimated by capturing the
average switching activity of each cell and net for exhaustive random input
patterns. For 8 bit unsigned array truncated multipliers with errors bounded
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between −1 and 1 ulp, both previous methods save around 20% of the power
consumption compared to the standard full precision multiplier and the new
method saves around 30%. For 16 bit negative two’s complement array trun-
cated multipliers with errors bounded between −1 and 1 ulp, the previous
methods save around 25% of the power consumption compared to the stan-
dard full precision multiplier and the new method saves around 30%.
Division is the most complex and the slowest of the basic arithmetic
operations. Digit-recurrence division is a widely used class of algorithms for
division. This algorithm is performed by iterations of shifts and adds. Each
quotient digit is produced by an iteration of a shift and an add. True round-
ing requires extra hardware and execution time for an additional iteration
and carry propagate addition. Even though the previous method for trun-
cated division eliminate these additional costs, it yields more errors than true
rounding and needs to have a normalized divisor before division. The new
method with a small hardware increase (i.e., one register with size equal to
the input word length) achieves errors in the range of (-1/2, 1/2), which are the
same as those of true rounding. The benefit of the new method is that it can
be performed without additional hardware and execution time to achieve true
rounding as well as normalization. This method can be applied to the floating
point number system, the conventional two’s complement number system and
the negative two’s complement number system as well as the unsigned number
system.
There are many other algorithms to design multipliers and dividers de-
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pending on the specific demand. Currently, low power design is hot issue due
to the increasing demand of mobile systems and the limitations of battery
technology. Even though low power is the current issue, the arithmetic de-
scribed here is compatible with the demands of mobile applications to process
high quality video signals.
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